7549 Group

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PRELIMINARY

REJ03B0202-0200 Rev.2.00 Mar 05, 2007

DESCRIPTION

The 7549 Group is the 8-bit microcomputer based on the 740 family core technology.

The 7549 Group has an 8-bit timer, 16-bit timer, serial interface, A/D converter, power-on reset circuit and the low voltage detection circuit. Also, the Function set ROM is equipped.

FEATURES

- The minimum instruction execution time 0.25 μs (at 8 MHz oscillation frequency, double-speed mode) . .


 Memory size 		
]	ROM	2 K, 4K, 6 K bytes
]	RAM	
Programmable	e I/O ports	
]	I/O port	19
	Output port	1
 Key-on waket 	ıp	8
• LED direct dr	ive port	8
		13 sources, 13 vectors
• Timers		
		16-bit × 1
Output compa	re	
• Input capture .		1 channel

• Serial interface					
(UART or clock synchronous)					
• A/D converter 10-bit resolution × 8-channel					
Clock generating circuit					
(connect to external ceramic resonator or quartz-crystal oscillator,					
32 kHz quartz-crystal oscillation available)					
• High-speed on-chip oscillator Typ. : 4 MHz					
• Low-speed on-chip oscillator Typ. : 250 kHz					
• Watchdog timer					
Power-on reset circuit					
Low voltage detection circuit					
Power source voltage					
XIN oscillation frequency					
(at ceramic resonator, in double-speed mode)					
At 8 MHz					
At 2 MHz 2.4 to 5.5 V					
At 1 MHz 2.2 to 5.5 V					
XIN oscillation frequency					
(at ceramic resonator, in high-speed mode)					
At 8 MHz 4.0 to 5.5 V					
At 4 MHz 2.4 to 5.5 V					
At 1 MHz 1.8 to 5.5 V					
High-speed on-chip oscillator oscillation frequency					
At 4 MHz 4.0 to 5.5 V					
Low-speed on-chip oscillator oscillation frequency					
At 250 kHz (typ. value at VCC = 5V) 1.8 to 5.5 V					
Power dissipation					
• Operating temperature range20 to 85°C					

APPLICATION

Office automation equipment, factory automation equipment, home electric appliances, consumer electronics, etc.









Fig 2. Pin configuration (42S1M type)

PERFORMANCE OVERVIEW

Table 1 Performance overview

	Param	eter	Function		
Number of basic instructions			71		
Instruction executio	n time		0.25 µs (Minimum instruction, oscillation frequency 8MHz, double-speed mode)		
Oscillation frequence	cy .		8 MHz (Maximum)		
Memory sizes	ROM	M37549G1	2K bytes × 8 bits		
-		M37549G2	4K bytes × 8 bits		
		M37549G3	6K bytes × 8 bits		
	RAM	M37549G1	192 bytes × 8 bits		
		M37549G2	256 bytes × 8 bits		
		M37549G3	256 bytes × 8 bits		
I/O port	P00-P07	I/O	1-bit × 8, LED direct drive ports		
	P10-P17	I/O	1-bit × 8		
	P20	Output	1-bit × 1		
	P21	I/O	1-bit × 1		
	P30, P31	I/O	1-bit × 2		
Interrupt	Source		13 sources, 13 vectors		
Timer	1		8-bit × 2, 16-bit × 1		
Output compare			3-channel		
Input capture			1 channel		
Serial interface			8-bit × 1 (UART or clock synchronous)		
A/D converter			10-bit resolution × 8 channel		
Watchdog timer			16-bit × 1		
Power-on reset circ	uit		Built-in		
Low voltage detecti	on circuit		Built-in		
Clock generating cit			Built-in (external ceramic resonator or quartz-crystal oscillator, external 32-kHz		
			quartz-crystal oscillator available) (built-in high/low-speed on-chip oscillator)		
Function set ROM	Function	set ROM	Function set ROM is assigned to address FFD816 to FFDA16.		
area			Valid/invaid of low voltage detection circuit can be selected.		
			Oscillation mode can be selected.		
			Enable/disable of watchdog timer and STP instruction can be selected.		
	ROM code protect		ROM code protect is assigned to address FFDB16.		
			Read/write the built-in QzROM by serial programmer is disabled by setting "00" to ROM code protect.		
Power source	Double-	at 8 MHz oscillation	4.5 to 5.5 V		
voltage	speed	at 2 MHz oscillation	2.4 to 5.5 V		
(at ceramic	mode	at 1 MHz oscillation	2.2 to 5.5 V		
resonator)	High-	at 8 MHz oscillation	4.0 to 5.5 V		
	speed	at 4 MHz oscillation	2.4 to 5.5 V		
	mode	at 1 MHz oscillation	1.8 to 5.5 V		
Power source	Double-	at 4 MHz oscillation	4.0 to 5.5 V		
voltage	speed		4.0 10 3.3 V		
(at high-speed on-	mode				
chip oscillator)					
Power source	Double-	at 250 kHz oscillation	1.8 to 5.5 V		
voltage	speed				
(at low-speed on-	mode				
chip oscillator)					
Power dissipation			TBD		
Operating temperat	ure range		-20 to 85 °C		
Device structure			CMOS sillicon gate		
Package			24-pin plastic molded SSOP (PRSP0024GA-A)		
			42-pin shrink ceramic PIGGY BACK (42S1M)		



PIN DESCRIPTION

Table 2Pin description

Pin	Name	Function				
			Function	expect a por	t function	
Vcc,Vss	Power source	Apply voltage of 1.8 to 5.5 V to Vcc, and 0 V to Vss.				
CNVss	CNVss	Controls the operation mode of the chip. Connected to	Vss.			
RESET	Reset input	Reset input pin for active "L"				
P00(LED0)/INT0 P01(LED1)/INT1 P02(LED2)	I/O port P0	 •8-bit I/O port. •I/O direction register allows each pin to be individually programmed as either input or output. 	Interrupt in	Interrupt input pin		
P03(LED3)/CAP0	+	•CMOS compatible input level	Capture inp	out pin		
P04(LED4)/RxD P05(LED5)/TxD P06(LED6)/ScLK P07(LED7)/SRDY		•CMOS 3-state output structure •Whether a built-in pull-up resistor is to be used or not can be determined by program. •High drive capacity for LED drive port can be selected by program.		face functior	ı pin	
P10/AN0/KEY0/CMP0 P11/AN1/KEY1/CMP1 P12/AN2/KEY2/CMP2 P13/AN3/KEY3/T20UT P14/AN4/KEY4 P15/AN5/KEY5 P16/AN6/KEY6 P17/AN7/KEY7	I/O port P1	 •8-bit I/O port. •I/O direction register allows each pin to be individually programmed as either input or output. •CMOS compatible input level •CMOS 3-state output structure •Whether a built-in pull-up resistor is to be used or not can be determined by program. 	Input pins for A/D converter	Key-input (key-on wake up interrupt input) pin	Compare output pin Timer 2 output pin	
P20/Xout/Xcout P21/Xin/Xcin (Note)	I/O port P2	 •2-bit I/O port. (P2o/XOUT/XCOUT is only for output) •I/O direction register allows each pin to be individually programmed as either input or output. •CMOS compatible input level •CMOS 3-state output structure •Function set ROM allows pins to be used as clock pins. 	and Xcout, pins by cor resonator, o kHz crystal them. Alter clock may P20/Xout/X	Ind Xout, or p can be used innecting a ce crystal oscilla oscillator be nately, an ex be input to th (cout pin. In u/Xcin pin ca ort.	d as clock eramic ator, or 32 etween tternal ne this case,	
P30, P31	I/O port P3	 •2-bit I/O port. •I/O direction register allows each pin to be individually output. •CMOS compatible input level •CMOS 3-state output structure 	· · ·		input or	

NOTE:

1. The oscillation circuit is built in the P20/XOUT/XCOUT pin and the P21/XIN/XCIN pin. When the Vcc of the microcomputer is lower than the operation lower bound voltage even if these pins are used as I/O ports, the oscillation circuit is connected and undefined values may be output from these pins.



Renesas plans to expand the 7549 group as follow:

Memory Type

Support for QzROM version and emulator MCU.

Memory Size


٠	ROM size	2 K	. to	6 K byt	es
•	RAM size	192	to	256 byt	es


PRELIMINARY

Notice: This is not a final specification. Some parametric limits are subject to change.

Packages

- PRSP0024GA-A 0.8 mm-pitch 24-pin plastic molded SSOP
- 42S1M 42-pin shrink ceramic PIGGY BACK





Currently supported products are listed below.

Table 3 List of supported products

Part number	ROM size (bytes) ROM size for User ()	RAM size (bytes)	Package	Remarks
M37549G3-XXXFP	6144	256	PRSP0024GA-A	QzROM version
M37549G3FP	(6014)	250	FRSF0024GA-A	QzROM version (blank)
M37549G2-XXXFP	4096	256	PRSP0024GA-A	QzROM version
M37549G2FP	(3966)	250	FK3F0024GA-A	QzROM version (blank)
M37549G1-XXXFP	2048	192	PRSP0024GA-A	QzROM version
M37549G1FP	(1918)	192	FROFUUZ4GA-A	QzROM version (blank)
M37549RLSS	-	256	42S1M	Emulator MCU

NOTE

1. ROM size includes the function set ROM.



FUNCTIONAL DESCRIPTION

Central Processing Unit (CPU)

The MCU uses the standard 740 family instruction set. Refer to the table of 740 family addressing modes and machine-language instructions or the SERIES 740 <SOFTWARE> USER'S MANUAL for details on each instruction set.

Machine-resident 740 family instructions are as follows:

- 1. The FST and SLW instructions cannot be used.
- 2. The MUL and DIV instructions can be used.
- 3. The WIT instruction can be used.
- 4. The STP instruction can be used.

[Accumulator (A)]

The accumulator is an 8-bit register. Data operations such as data transfer, etc., are executed mainly through the accumulator.

[Index register X (X), Index register Y (Y)]

Both index register X and index register Y are 8-bit registers. In the index addressing modes, the value of the OPERAND is added to the contents of register X or register Y and specifies the real address.

When the T flag in the processor status register is set to "1", the value contained in index register X becomes the address for the second OPERAND.

[Stack Pointer (S)]

The stack pointer is an 8-bit register used during subroutine calls and interrupts. The stack is used to store the current address data and processor status when branching to subroutines or interrupt routines.

The lower eight bits of the stack address are determined by the contents of the stack pointer. The upper eight bits of the stack address are determined by the Stack Page Selection Bit. If the Stack Page Selection Bit is "0", then the RAM in the zero page is used as the stack area. If the Stack Page Selection Bit is "1", then RAM in page 1 is used as the stack area.

The Stack Page Selection Bit is located in the SFR area in the zero page. Note that the initial value of the Stack Page Selection Bit varies with each microcomputer type. Also some microcomputer types have no Stack Page Selection Bit and the upper eight bits of the stack address are fixed. The operations of pushing register contents onto the stack and popping them from the stack are shown in Figure 6.

[Program Counter (PC)]

The program counter is a 16-bit counter consisting of two 8-bit registers PCH and PCL. It is used to indicate the address of the next instruction to be executed.






Fig 5. 740 Family CPU register structure





	Push instruction to stack	Pop instruction from stack
Accumulator	PHA	PLA
Processor status register	PHP	PLP



[Processor status register (PS)]

The processor status register is an 8-bit register consisting of flags which indicate the status of the processor after an arithmetic operation. Branch operations can be performed by testing the Carry (C) flag, Zero (Z) flag, Overflow (V) flag, or the Negative (N) flag. In decimal mode, the Z, V, N flags are not valid.

After reset, the Interrupt disable (I) flag is set to "1", but all other flags are undefined. Since the Index X mode (T) and Decimal mode (D) flags directly affect arithmetic operations, they should be initialized in the beginning of a program.

Bit 0: Carry flag (C)

The C flag contains a carry or borrow generated by the arithmetic logic unit (ALU) immediately after an arithmetic operation. It can also be changed by a shift or rotate instruction.

Bit 1: Zero flag (Z)

The Z flag is set if the result of an immediate arithmetic operation or a data transfer is "0", and cleared if the result is anything other than "0".

Bit 2: Interrupt disable flag (I)

The I flag disables all interrupts except for the interrupt generated by the BRK instruction. Interrupts are disabled when the I flag is "1".

When an interrupt occurs, this flag is automatically set to "1" to prevent other interrupts from interfering until the current interrupt is serviced.

Bit 3: Decimal mode flag (D)

The D flag determines whether additions and subtractions are executed in binary or decimal. Binary arithmetic is executed when this flag is "0"; decimal arithmetic is executed when it is "1". Decimal correction is automatic in decimal mode. Only the

ADC and SBC instructions can be used for decimal arithmetic.

Bit 4: Break flag (B)

The B flag is used to indicate that the current interrupt was generated by the BRK instruction. The BRK flag in the processor status register is always "0". When the BRK instruction is used to generate an interrupt, the processor status register is pushed onto the stack with the break flag set to "1". The saved processor status is the only place where the break flag is ever set.

Bit 5: Index X mode flag (T)

When the T flag is "0", arithmetic operations are performed between accumulator and memory, e.g. the results of an operation between two memory locations is stored in the accumulator. When the T flag is "1", direct arithmetic operations and direct data transfers are enabled between memory locations, i.e. between memory and memory, memory and I/O, and I/O and I/O. In this case, the result of an arithmetic operation performed on data in memory location 1 and memory location 2 is stored in memory location 1. The address of memory location 1 is specified by index register X, and the address of memory location 2 is specified by normal addressing modes.

Bit 6: Overflow flag (V)

The V flag is used during the addition or subtraction of one byte of signed data. It is set if the result exceeds +127 to -128. When the BIT instruction is executed, bit 6 of the memory location operated on by the BIT instruction is stored in the overflow flag.

Bit 7: Negative flag (N)

The N flag is set if the result of an arithmetic operation or data transfer is negative. When the BIT instruction is executed, bit 7 of the memory location operated on by the BIT instruction is stored in the negative flag.

Table 5 Set and clear instructions of each bit of processor status register

	C flag	Z flag	l flag	D flag	B flag	T flag	V flag	N flag
Set instruction	SEC	-	SEI	SED	-	SET	-	-
Clear instruction	CLC	Ι	CLI	CLD	Ι	CLT	CLV	-

[CPU mode register] CPUM

The CPU mode register contains the stack page selection bit. This register is allocated at address 003B16.




Fig 7. Structure of CPU mode register

The processor mode bits can be written only once after releasing reset. Always set them to "002". After written, rewriting any data to these bits is disabled because they are locked. (Emulator MCU is excluded.) Also, the stack page bit (bit 2) is not locked.

In order to prevent error-writing to the processor mode bits (at program runaway), write the CPU mode register at the start of the program that runs after releasing reset.

Memory

• Special Function Register (SFR) Area

The SFR area in the zero page contains control registers such as I/O ports and timers.

• RAM

RAM is used for data storage and for a stack area of subroutine calls and interrupts.

• ROM

The first 128 bytes and the last 2 bytes of ROM are reserved for device testing and the rest is a user area for storing programs. The user area includes the function set ROM area.

Interrupt Vector Area

The interrupt vector area contains reset and interrupt vectors.

Zero Page

The 256 bytes from addresses 000016 to 00FF16 are called the zero page area. The internal RAM and the special function registers (SFR) are allocated to this area.

The zero page addressing mode can be used to specify memory and register addresses in the zero page area. Access to this area with only 2 bytes is possible in the zero page addressing mode.

Special Page

The 256 bytes from addresses FF0016 to FFFF16 are called the special page area. The special page addressing mode can be used to specify memory addresses in the special page area. Access to this area with only 2 bytes is possible in the special page addressing mode.

• Function set ROM Area [Renesas shipment test area]

Figure 8 shows the Assignment of Function set ROM area. The random data are set to the Renesas shipment test areas (addresses FFD416 to address FFD716).

Do not rewrite the data of these areas.

When the checksum is included in the user program, avoid assigning it to these areas.

[Function set ROM data] FSROM0, FSROM1, FSROM2

Function set ROM data 0 to 2 (addresses FFD816 to FFDA16) are used to set modes of peripheral functions.

By setting values to these areas, the operation mode of each peripheral function are set after releasing reset.

Refer to the descriptions of peripheral functions for the details of operation of peripheral functions.

- Clock circuit
- Watchdog timer
- · Low voltage detection circuit

[ROM code protect]


Address FFDB16 of QzROM version is ROM code protect address and cannot be used for programming. "0016" is written into this address when selecting the protect bit write by using a serial programmer and selecting protect enabled for writing shipment by Renesas Technology corp.. When "0016" is set to the ROM code protect address, the protect func-tion is enabled, so that reading or writing from/to the corresponding area is disabled by a serial programmer.


As for the QzROM product in blank, the ROM code is protected by selecting the protect bit write at ROM writing with a serial programmer. As for the QzROM product shipped after writing, "0016" (protect enabled) or "FF16" (protect disabled) is written into the ROM code protect address when Renesas Technology corp. performs writing. The writing of "0016" or "FF16" can be selected as ROM option setup ("MASK option" written in the mask file converter) when ordering.

<Notes>

- (1) Because the contents of RAM are indefinite at reset, set initial values before using.
- (2) Do not access to the reserved area.
- (3) Random data is written into the Renesas shipment test area and the reserved ROM area. Do not rewrite the data in these areas. Data of these area may be changed without notice. Accordingly, do not include these areas into programs such as checksum of all ROM areas.
- (4) The QzROM values in function set ROM data 0 to 2 set the operating modes of the various peripheral functions after an MCU reset is released. Do not fail to set the value for the selected function. Bits designated with a fixed value of 1 or 0 must be set to the designated value.







000016	Port P0 (P0)	002016	Reserved
001 16	Port P0 direction register (P0D)	002116	Reserved
000216	Port P1 (P1)	002216	Reserved
000316	Port P1 direction register (P1D)	002316	Reserved
000416	Port P2 (P2)	002416	Reserved
000516	Port P2 direction register (P2D)	002516	Reserved
000616	Port P3 (P3)	002616	Reserved
000716	Port P3 direction register (P3D)	002716	Reserved
000816	Reserved	002816	Prescaler 12 (PRE12)
000916	Reserved	002916	Timer 1 (T1)
0 00A 16	Reserved	002A16	Timer 2 (T2)
0 00B 16	Reserved	002B16	Timer mode register (TM)
000C16	Port P0 drive capacity control register (DCCR)	002C16	Timer count source set register (TCSS)
0 00D 16	Port P0 pull-up control register (PULL0)	002D16	Compare register re-load register (CMPR)
0 00E 16	Port P1 pull-up control register (PULL1)	002E16	Capture/Compare port register (CCPR)
000F16	Key-on wakeup input selection register (KEYS)	002F16	Capture/Compare status register (CCSR)
0 010 16	Capture/Compare register (low-order) (CRAL)	003016	Compare interrupt source set register (CISR)
0 011 16	Capture/Compare register (high-order) (CRAH)	003116	Capture software trigger register (CSTR)
001216	Capture/Compare register R/W pointer (CCRP)	003216	Capture mode register (CAPM)
001316	Compare output mode register (CMOM)	003316	Reserved
0 014 16	Timer A (low-order) (TAL)	003416	AD control register (ADCON)
001516	Timer A (high-order) (TAH)	003516	AD conversion register (low-order) (ADL)
0 016 16	Reserved	003616	AD conversion register (high-order) (ADH)
0 017 16	Reserved	003716	Clock mode register (CLKM)
0 018 16	Transmit/Receive buffer register (TB/RB)	003816	Oscillation stop detection register (CLKSTP)
0 019 16	Serial I/O status register (SIOSTS)	003916	Watchdog timer control register (WDTCON)
0 01A 16	Serial I/O control register (SIOCON)	003A16	Interrupt edge selection register (INTEDGE)
0 01B 16	UART control register (UARTCON)	003B16	CPU mode register (CPUM)
0 01C 16	Baud rate generator (BRG)	003C16	Interrupt request register 1 (IREQ1)
0 01D 16	Reserved	003D16	Interrupt request register 2 (IREQ2)
0 01 E16	Reserved	003E16	Interrupt control register 1 (ICON1)
001F16	Reserved	003F16	Interrupt control register 2 (ICON2)

Note 1: Do not access to the reserved addresses.

Fig 9. Memory map of special function register (SFR)




Fig 10. Structure of Function set ROM data 0




Fig 11. Structure of Function set ROM data 1




Fig 12. Structure of Function set ROM data 2

I/O Ports

[Direction registers] PiD

The I/O ports have direction registers which determine the input/ output direction of each pin. Each bit in a direction register corresponds to one pin, and each pin can be set to be input or output.

When "1" is set to the bit corresponding to a pin, this pin becomes an output port. When "0" is set to the bit, the pin becomes an input port.

When data is read from a pin set to output, not the value of the pin itself but the value of port latch is read. Pins set to input are floating, and permit reading pin values.

If a pin set to input is written to, only the port latch is written to and the pin remains floating.

If the port P20 is used as output port, write "1" to the port P20 direction register after reset.


[Port P0 drive capacity control register] DCCR


By setting the Port P0 drive capacity control register (address 000C16), the drive capacity of the N-channel output transistor for the port P0 can be selected.


[Pull-up control registers] PULL0, PULL1

By setting the pull-up control registers (address 000D16 and 000E16), ports P0 and P1 can exert pull-up control by program. However, this is valid only when the port direction registers are set to input.

When they are set to output, setting "pull-up on" does not pull up the ports.













Fig 15. Structure of port P1 control register

Table 6 I/O port function table

Pin	Name	I/O format	Non-port function	SFRs related each pin
P00(LED0)/INT0 P01(LED1)/INT1	I/O port P0	CMOS compatible input level CMOS 3-state output	External interrupt input	Interrupt edge selection register Port P0 drive capacity control register Port P0 pull-up control register
P02(LED2)				Port P0 drive capacity control register Port P0 pull-up control register
P03(LED3)/CAP0	-		Capture input	Capture/Compare port register Port P0 drive capacity control register Port P0 pull-up control register
P04(LED4)/RxD			Serial interface input/ output	Serial I/O control register Port P0 drive capacity control register Port P0 pull-up control register
P05(LED5)/TxD				Serial I/O control register UART control register Port P0 drive capacity control register Port P0 pull-up control register
P06(LED6)/SCLK				Serial I/O control register Port P0 drive capacity control register Port P0 pull-up control register
P07(LED7)/SRDY				Serial I/O control register Port P0 drive capacity control register Port P0 pull-up control register
P10/AN0/KEY0/CMP0 P11/AN1/KEY1/ CMP1P12/AN2/KEY2/ CMP2	I/O port P1		Compare output Key input interrupt A/D conversion input	Capture/Compare port register Port P1 pull-up control register Key-on wakeup input selection register AD control register
P13/AN3/KEY3/T2out			Timer 2 output Key input interrupt A/D conversion input	Timer mode register Port P1 pull-up control register Key-on wakeup input selection register AD control register
P14/AN4/KEY4 P15/AN5/KEY5 P16/AN6/KEY6 P17/AN7/KEY7			Key input interrupt A/D conversion input	Port P1 pull-up control register Key-on wakeup input selection register AD control register
P20/XOUT/XCOUT	I/O port P2	CMOS 3-state output	Clock pin	Function set ROM data 1 (Note) Clock mode register
P21/XIN/XCIN	1	CMOS compatible input level	Clock pin	Function set ROM data 1 (Note) Clock mode register
P30 P31	I/O port P3	CMOS 3-state output		

NOTE: 1. Function set ROM data 1 is included in the function set ROM area.






Fig 17. Block diagram of pins (2)

Termination of unused pins

• Termination of common pins

I/O ports: Select an input port or an output port and follow each processing method.

Output ports: Open.

Input ports: If the input level become unstable, through current flow to an input circuit, and the power supply current may increase.

Especially, when expecting low consumption current (at STP or WIT instruction execution etc.), pull-up or pull-down input ports to prevent through current (built-in resistor can be used). We recommend processing unused pins through a

resistor which can secure IOH (avg) or IOL (avg). Because, when an I/O port or a pin which have an output function is selected as an input port, it may operate as an output port by incorrect operation etc.

Table 7 Termination of unused pins

Pin	Termination
P00/INT0	Perform termination of I/O port.
P01/INT1	
P02	
P03	
P04/RxD	
P05/TxD	
P06/Sclk	
P07/SRDY	
P10/AN0/KEY0/CMP0	
P11/AN1/KEY1/CMP1	
P12/AN2/KEY2/CMP2	
P13/AN3/KEY3/T2out	
P14/AN4/KEY4	
P15/AN5/KEY5	
P16/AN6/KEY6	
P17/AN7/KEY7	
P20/XOUT/XCOUT	Set the direction register to "1", and
	perform termination of output port.
P21/XIN/XCIN	Perform termination of I/O port.
P30	ļ
P31	

Interrupts

Interrupts occur by 13 different sources : 5 external sources, 7 internal sources and 1 software source.

Interrupt control

All interrupts except the BRK instruction interrupt have an interrupt request bit and an interrupt enable bit, and they are controlled by the interrupt disable flag. When the interrupt enable bit and the interrupt request bit are set to "1" and the interrupt disable flag is set to "0", an interrupt is accepted.

The interrupt request bit can be cleared by program but not be set.

The interrupt enable bit can be set and cleared by program.

The reset and BRK instruction interrupt can never be disabled with any flag or bit. All interrupts except these are disabled when the interrupt disable flag is set.

When several interrupts occur at the same time, the interrupts are received according to priority.

Interrupt operation

Upon acceptance of an interrupt the following operations are automatically performed:

- 1. The processing being executed is stopped.
- 2. The contents of the program counter and processor status register are automatically pushed onto the stack.
- 3. The interrupt disable flag is set and the corresponding interrupt request bit is cleared.
- 4. Concurrently with the push operation, the interrupt destination address is read from the vector table into the program counter.

[Interrupt edge selection register] INTEDGE

The valid edge of external interrupt INT₀ and INT₁ can be selected by the interrupt edge selection bit, respectively.

[Key-on wakeup input selection register] KEYS

Either of enable or disable of key-on wakeup for pins P10 to P17 can be selected by the key-on wakeup input selection bit, respectively.




Fig 18. Structure of key-on wakeup input selection register

Notes on use

(1) When setting the followings, the interrupt request bit may be set to "1".

• When switching external interrupt active edge related register: Interrupt edge selection register (address 003A16) Capture mode register (address 003216)


When not requiring the interrupt occurrence synchronized with these setting, take the following sequence.

- 1. Set the corresponding interrupt enable bit to "0" (disabled).
- 2. Set the interrupt edge select bit (active edge switch bit, trigger mode bit).
- 3. Set the corresponding interrupt request bit to "0" after 1 or more instructions have been executed.
- 4. Set the corresponding interrupt enable bit to "1" (enabled).

	Table 8	Interrupt vector address and priority
--	---------	---------------------------------------

	Priority	Vector addresses (Note 1)			
Interrupt source		High- order	Low- order	Interrupt request generating conditions	Remarks
Reset (Note 2)	1	FFFD16	FFFC16	At reset input	Non-maskable
Serial I/O receive	2	FFFB16	FFFA16	At completion of serial I/O data receive	Valid only when serial I/O is selected
Serial I/O transmit	3	FFF916	FFF816	At completion of serial I/O transmit shift or Valid only when serial I/O is select when transmit buffer is empty	
INT ₀	4	FFF716	FFF616	At detection of either rising or falling edgeExternal interruptof INTo input(active edge selectable)	
INT1	5	FFF516	FFF416	At detection of either rising or falling edge of INT1 input External interrupt (active edge selectable)	
Key-on wakeup	6	FFF316	FFF216	At falling of conjunction of input logicalExternal interrupt (valid at fallinglevel for port P1 (at input)	
Capture	7	FFF116	FFF016	At detection of either rising or falling edgeExternal interruptof Capture 0 input(active edge selectable)	
Compare	8	FFEF16	FFEE16	At compare matched	Compare interrupt source is selected.
Timer A	9	FFED16	FFEC16	At timer A underflow	
Timer 2	10	FFEB16	FFEA ₁₆	At timer 2 underflow	
A/D conversion	11	FFE916	FFE816	At completion of A/D conversion	
Timer 1	12	FFE716	FFE616	At timer 1 underflow	STP release timer underflow
Not used	13	FFE516	FFE416		
	14	FFE316	FFE216		
	15	FFE116	FFE016]	
	16	FFDF16	FFDE16]	
BRK instruction	17	FFDD16	FFDC16	At BRK instruction execution	Non-maskable software interrupt

NOTES: 1. Vector addressed contain internal jump destination addresses. 2. Reset function in the same way as an interrupt with the highest priority.








Fig 20. Structure of Interrupt-related registers

Key Input Interrupt (Key-On Wakeup)

A key-on wakeup interrupt request is generated by applying "L" level to any pin of port P1 that has been set to input mode. In other words, it is generated when the AND of input level goes from "1" to "0". An example of using a key input interrupt is shown in Figure 18, where an interrupt request is generated by pressing one of the keys provided as an active-low key matrix which uses ports P10 to P13 as input ports.




Fig 21. Connection example when using key input interrupt and port P1 block diagram

Timers

The 7549 Group has two 8-bit timers (timer 1 and timer 2) and one 16-bit timer (timer A).

Timer 1 and timer 2 share the same 8-bit prescaler (prescaler 12). Each timer and prescaler has a separate timer latch and prescaler latch.

The division ratio of every timer and prescaler is 1/(n+1), where n is the value of the timer latch or prescaler latch.

The timers decrement at each count clock input. When the count value reaches "0", an underflow occurs at the next count pulse. The value of the corresponding timer latch is reloaded into the timer at underflow and counting is continued. When a timer underflow occurs, the interrupt request bit corresponding to each timer is set to "1".

• Prescaler 12 (PRE12)

Prescaler 12 is an 8-bit prescaler that counts the signal selected by the prescaler 12 count source selection bit. The count source can be selected from ϕ SOURCE/16 and XCIN input clock.

Writing to prescaler 12 writes the value to both the prescaler latch and prescaler.

Reading from prescaler 12 reads the prescaler 12 count value. The initial value is set to "FF16" after reset.

The division ratio of prescaler 12 is 1/(n+1), where n is the setting value.

Prescaler 12 cannot stop counting by software.

• Timer 1 (T1)

Timer 1 is an 8-bit timer that counts the prescaler 12 output.

When Timer 1 underflows, the timer 1 interrupt request bit is set to "1".

Writing to timer 1 writes the value to both the timer 1 latch and timer 1.

Reading from timer 1 reads the timer 1 count value. The initial value is set to "0116" after reset.

The division ratio of timer 1 is 1/(m+1), where m is the setting value. This gives that the division ratio of prescaler 12 and timer 1 is $1/((n+1) \times (m+1))$, where n is the prescaler 12 setting value and m is the timer 1 setting value.

Timer 1 cannot stop counting by software.

• Timer 2 (T2)

Timer 2 is an 8-bit timer that counts the signal selected by the timer 2 count source selection bit.

The count source can be selected from among ϕ SOURCE/16, /256, prescaler 12 output, and timer A output signal.

Timer 2 counts the selected count source and sets the timer 2 interrupt request bit to "1" at underflow.

When writing to timer 2, the value of the timer 2 write control bit can be used to select a write to both the timer 2 latch and timer 2 or a write to only the timer 2 latch.

Reading from timer 2 reads the timer 2 count value.

Timer 2 starts counting from "FF16" after reset.

The division ratio of timer 2 is 1/(n+1), where n is the timer 2 setting value. Timer 2 stops when the timer 2 count stop bit is set to "1".

When the P13/T2OUT output valid bit is set to "1", the polarity of the waveform output from the P13/T2OUT pin can be inverted at each timer 2 underflow. The output start level of the T2OUT pin can be selected using the T2OUT polarity switch bit. When this bit is set to 0, the output starts at "H" level. When this bit is set to "1", the output starts at "L" level.

Notes on Timers 1 and 2

 Reading from and Writing to Timer 1 and 2 and Prescaler 12 If the timer/prescaler count source clock and \$OURCE are different clocks, the timers and prescaler cannot be read or written. Select the same clock to enable read and write operations.

Note that timer 2 can be read and written even using a different clock while its counting is stopped.

D Prescaler 12 and timer 1 cannot be read/written in the following conditions:
 Prescaler 12 count source: XCIN input clock

\$SOURCE: Clock other than XCIN input clock

⁽²⁾ Timer 2 cannot be read/written during counting in the following conditions:

Timer 2 count source: Prescaler 12 Prescaler 12 count source: XCIN input clock \$OURCE: Clock other than XCIN input clock

or Timer 2 count source: Timer A underflow

Timer A count source: XCIN input clock

\$OURCE: Clock other than XCIN input clock


Timer 2 count source: Timer A underflow

Timer A count source: low-speed on-chip oscillator output

 ϕ SOURCE: Clock other than low-speed on-chip oscillator

(2) Count Source of Prescaler 12

The XCIN input clock can be selected as the prescaler count source only if the 32 kHz quartz crystal oscillator is selected by the oscillation method selection bit in FSROM1.






Fig 22. Structure of timer mode register

Fig 23. Structure of timer count source set register




Fig 24. Block diagram of timer 1 and timer 2

Timer A (TA)

Timer A is a 16-bit timer and counts the signal selected by the timer A count source selection bit.

The count source of Timer A can be selected from among ϕ SOURCE/2, /16, /32, /64, /128, /256, low-speed on-ship oscillator clock, and XCIN input clock.

Timer A counts the selected count source and sets the timer A interrupt request bit to "1".

When writing to timer A, the setting value of the timer A write control bit can be used to select a write to both the timer A latch and timer or a write to only the timer A latch.

Reading from timer A reads the timer A count value.

Be sure to write to and read from the low-order and the higher order of timer A in the following order:

• Read

Read the high-order of Timer A (TAH) first, and the loworder of Timer A (TAL) next. Always read both of the registers.

• Write

Write to the low-order of Timer A (TAL) first and the high-order of Timer A next. Always read both of the registers.

Counting starts from "FFFF16" after reset.

The division ratio of timer A is 1/(n+1), where n is the timer A setting value. Timer A stops when the timer A count stop bit is set to "1".

Timer A can be used as the timing timer for input capture and output compare functions.

Notes on Timer A

(1) Timer Value Setting

When the timer A write control bit is set to "write to only latch", written data is written to only to the latch even when the timer is stopped. To set the initial setting value when the timer is stopped, select "Write to timer and latch simultaneously" beforehand.

(2) Reading from and Writing to Timer A

If the timer A count source clock and ϕ SOURCE are different clocks, timer A cannot be read or written during its counting. Select the same clock or set timer A to stop counting to enable read and write operations.

 Timer A cannot be read/written in the following conditions: Timer A count source: XCIN input clock
 \$\$OURCE: Clock other than XCIN input clock or

Timer A count source: Low-speed on-chip oscillator output \$SOURCE: Clock other than low-speed on-chip oscillator

(3) Count Source of Timer A

The XCIN input clock can be selected as the count source of timer A only if the 32 kHz quartz crystal oscillator is selected by the oscillation method selection bit in FSROM1.




Fig 25. Block diagram of timer A

Output compare

7549 group has 3-output compare channels. Each channel (0 to 2) has the same function and can be used to output waveform by using count value of Timer A.

Three output compare channels share the registers with the input capture (one channel), but their individual circuits operate independently so that all the channels can be used at the same time.

To use each compare channel, set "1" to the compare x (x = 0, 1, 2, 3) output port bit and set the port direction register corresponding to compare channel to output mode.

The compare value for each channel is set to the capture/compare register (low-order) and capture/compare register (high-order).

Writing to the register for each channel is controlled by setting value of capture/compare register RW pointer. Writing to each register is in the following order;

- 1. Set the corresponding compare latch to the capture/compare register RW pointer.
- 2. Write a value to the capture/compare register (low-order) and capture/compare register (high-order). (It doesn't care even if either low-order or high-order is written early.)
- 3. Set "1" to the compare latch y (y = 00, 01, 10, 11, 20, 21) re-load bit.

When "1" is set to the compare latch y re-load bit, the value set to the compare register is loaded to compare latch when the next timer underflow.

After loading, re-load bit is set to "0" automatically.

When the count value of timer A matches the compare latch setting value, a trigger to the compare output circuit is generated. The trigger can be enabled or disabled using the compare x trigger enable bit. When the compare x trigger enable bit is set to 1, the output waveform from the port is as follows.

- When the value of the compare x output level latch is "0" High level at compare latch x0 match Low level at compare latch x1 match
- When the value of the compare x output level latch is "1" Low level at compare latch x0 match
 - High level at compare latch x1 match

The output waveform does not change if the compare x trigger enable bit is set to 0, so the port output remains fixed at high or low level.

The compare output level of each channel can be confirmed by reading the compare x output status bit.

Compare interrupt is available when match of each compare channel and timer count value. The interrupt request from each channel can be disabled or enabled by setting value of compare latch y interrupt source selection bit.

Notes on Output Compare

- (1) If timer A is stopped, when a value is written to the capture/ compare register it is immediately transferred to the compare latch. In addition, if timer A is stopped and the compare x trigger enable bit is set to "1", the output latch is initialized.
- (2) Do not write the same data to both of compare latch x0 and x1.

(3) When setting value of the compare latch is larger than timer setting value, compare match signal is not generated. Accordingly, the output waveform is fixed to "L" or "H" level.

However, when setting value of another compare latch is smaller than timer setting value, this compare match signal is generated. Accordingly, compare interrupt occurs.

(4) When the compare x trigger enable bit is cleared to "0" (disabled), the match trigger to the waveform output circuit is disabled, and the output waveform can be fixed to "L" or "H" level.

However, in this case, the compare match signal is generated.

Accordingly, compare interrupt occurs.




Fig 26. Structure of capture/compare register




Fig 27. Structure of capture/compare register RW pointer




Fig 28. Structure of compare register re-load register




Fig 29. Structure of capture/compare port register






Fig 30. Structure of compare output mode register




Fig 31. Structure of capture/compare status register




Fig 32. Structure of compare interrupt source register






Fig 33. Block diagram of compare output circuit




Fig 34. Block diagram of compare channel 0





Fig 35. Output compare mode (general waveform)



Input capture

7549 group has 1-input capture channel and can be used to capture count value of Timer A.

Input capture shares the registers with three output capture channels, but their individual circuits operate independently so that all the channels can be used at the same time.

To use input capture, set the input capture port selection bits. If P03 is selected, set the P03 direction register to 0. When an input capture trigger is input to the input capture circuit, the count value of timer A is saved to the capture latches. The timer count value at the rising edge of the external input trigger is saved to capture latch 00, and the timer count value at the falling edge of the external input trigger is saved to capture latch 01. Capture latch 00 and capture latch 01 can be read using the following procedure.

- 1. Set the capture/compare register R/W pointer to the read target address.
- 2. Read the high-order bits of the capture/compare registers, then read the low-order bits of the capture/compare registers. (Read both the capture/compare registers in the sequence of high-order bits followed by low-order bits.)

The count value of timer can be retained by software by capture y (y = 00, 01, 10, 11) software trigger bit too. When "1" is set to this bit, count value of timer is retained to the corresponded capture latch.

When reading from the capture y software trigger bit is executed, "0" is read out.

Notes on Input Capture

- When the low-speed on-chip oscillator output or XCIN input clock is selected as the count source of timer A, input capture can be used only if the same clock source is selected as ϕ SOURCE and as the count source of timer A.
- When writing "1" to capture y software trigger bit of capture latch 00 and 01 at the same time, or external trigger and software trigger occur simultaneously, if capture latches 00 and 01 are input simultaneously, the set value of capture 0 status bit is undefined.
- When setting the interrupt active edge selection bit and noise filter clock selection bit of captupe 0 the interrupt request bit may be set to "1".

When not requiring the interrupt occurrence synchronized with these setting, take the following sequence.

- (1) Set the capture interrupt enable bit to "0" (disabled).
- (2) Set the interrupt edge selection bit or noise filter clock selection bit.
- (3) Set the corresponding interrupt request bit to "0" after 1 or more instructions have been executed.
- (4) Set the capture interrupt enable bit to "1" (enabled).
- When the capture interrupt is used as the interrupt for return from stop mode, set the capture 0 noise filter clock selection bits to "00 (Filter stop)".




Fig 37. Structure of capture software trigger register




Fig 38. Structure of capture mode register





Fig 39. Block diagram of capture channel 0








Fig 41. Capture input waveform (capture interrupt edge selection bit = "rising and falling edge")

Serial Interface

Serial I/O

(1) Clock Synchronous Serial I/O Mode

Serial I/O can be used as either clock synchronous or asynchronous (UART) serial I/O. A dedicated timer is also provided for baud rate generation.

Clock synchronous serial I/O mode can be selected by setting the serial I/O mode selection bit of the serial I/O control register (bit 6) to "1".

For clock synchronous serial I/O, the transmitter and the receiver must use the same clock. If an internal clock is used, transfer is started by a write signal to the TB/RB.




Fig 42. Block diagram of clock synchronous serial I/O




Fig 43. Operation of clock synchronous serial I/O function

(2) Asynchronous Serial I/O (UART) Mode

Clock asynchronous serial I/O mode (UART) can be selected by clearing the serial I/O mode selection bit of the serial I/O control register to "0".

Eight serial data transfer formats can be selected, and the transfer formats used by a transmitter and receiver must be identical.

The transmit and receive shift registers each have a buffer, but the two buffers have the same address in memory. Since the shift register cannot be written to or read from directly, transmit data is written to the transmit buffer register, and receive data is read from the receive buffer register.

The transmit buffer register can also hold the next data to be transmitted, and the receive buffer register can hold a character while the next character is being received.





Fig 44. Block diagram of UART serial I/O



[Transmit buffer register/receive buffer register (TB/ RB)] 001816

The transmit buffer register and the receive buffer register are located at the same address. The transmit buffer is write-only and the receive buffer is read-only. If a character bit length is 7 bits, the MSB of data stored in the receive buffer is "0".

[Serial I/O status register (SIOSTS)] 001916

The read-only serial I/O status register consists of seven flags (bits 0 to 6) which indicate the operating status of the serial I/O function and various errors.

Three of the flags (bits 4 to 6) are valid only in UART mode.

The receive buffer full flag (bit 1) is cleared to "0" when the receive buffer register is read.

If there is an error, it is detected at the same time that data is transferred from the receive shift register to the receive buffer register, and the receive buffer full flag is set. A write to the serial I/O status register clears all the error flags OE, PE, FE, and SE (bit 3 to bit 6, respectively). Writing "0" to the serial I/O enable bit SIOE (bit 7 of the serial I/O control register) also clears all the status flags, including the error flags.

Bits 0 to 6 of the serial I/O status register are initialized to "0" at reset, but if the transmit enable bit of the serial I/O control register has been set to "1", the transmit shift completion flag (bit 2) and the transmit buffer empty flag (bit 0) become "1".

[Serial I/O control register (SIOCON)] 001A16

The serial I/O control register consists of eight control bits for the serial I/O function.

[UART control register (UARTCON)] 001B16

The UART control register consists of four control bits (bits 0 to 3) which are valid when asynchronous serial I/O is selected and set the data format of an data transfer and one bit (bit 4) which is always valid and sets the output structure of the P05/TxD pin.

[Baud rate generator (BRG)] 001C16

The baud rate generator determines the baud rate for serial transfer.

The baud rate generator divides the frequency of the count source by 1/(n + 1), where n is the value written to the baud rate generator.

•Notes on Serial I/O

· Serial I/O interrupt

When setting the transmit enable bit to "1", the serial I/O transmit interrupt request bit is automatically set to "1". When not requiring the interrupt occurrence synchronized with the transmission enabled, take the following sequence.

- 1. Set the serial I/O transmit interrupt enable bit to "0" (disabled).
- 2. Set the transmit enable bit to "1".
- 3. Set the serial I/O transmit interrupt request bit to "0" after 1 or more instructions have been executed.
- 4. Set the serial I/O transmit interrupt enable bit to "1" (enabled).
- I/O pin function when serial I/O is enabled.

The functions of P06 and P07 are switched with the setting values of a serial I/O mode selection bit and a serial I/O synchronous clock selection bit as follows.

(1) Serial I/O mode selection bit \rightarrow "1":

Clock synchronous type serial I/O is selected.

Setup of a serial I/O synchronous clock selection bit

"0" : P06 pin turns into an output pin of a synchronous clock.

"1" : P06 pin turns into an input pin of a synchronous clock.

Setup of a $\overline{\text{SRDY}}$ output enable bit (SRDY)

"0" : P07 pin can be used as a normal I/O pin.

"1" : P07 pin turns into a SRDY output pin.

(2) Serial I/O mode selection bit \rightarrow "0" :

Clock asynchronous (UART) type serial I/O is selected.

Setup of a serial I/O synchronous clock selection bit

"0" : P06 pin can be used as a normal I/O pin.

"1": P06 pin turns into an input pin of an external clock. When clock asynchronous (UART) type serial I/O is selected, it is P07 pin. It can be used as a normal I/O pin.

b7 b0 Serial I/O status register (SIOSTS: address 001916, i O: Buffer full 1: Buffer full 1: Buffer empty 1: Buffer full 1: Buffer empty 1: Buffer full 1: Buffer empty 1: Buffer full 1: Buffer full 0: Buffer full 1: Buffer full 1: Buffer full 1: Buffer full 0: Summing error 1: Overrun error 0: No error 1: Overrun error 0: No error 1: Parity error 0: No error 1: Framing error 0: No error 1: Framing error 0: (OE) U (PE) U (FE)=0 0: (OE) U (PE) U (FE)=0 1: I: OE) U (PE) U (FE)=1	g (TBE) BF) flag (TSC)	 Serial I/O control register (SIOCON: address 001A16, initial value: 0016) BRG count source selection bit (CSS) 0: \$OURCE 1: \$OURCE/4 Serial I/O synchronous clock selection bit (SCS) 0: BRG output divided by 4 when clock synchronous serial I/O is selected, BRG output divided by 16 when UART is selected. 1: External clock input when clock synchronous serial I/O is selected, external clock input divided by 16 when UART is selected. SRDY output enable bit (SRDY) 0: P07 pin operates as ordinary I/O pin 1: P07 pin operates as SRDY output pin Transmit interrupt source selection bit (TIC) 0: Interrupt when transmit buffer has emptied 1: Interrupt when transmit shift operation is completed Transmit enable bit (TE) 0: Transmit disabled 1: Transmit enabled Receive enable bit (RE) 0: Receive enable bit (RE) Receive enabled
Not used (returns "1" whe	n read)	 Serial I/O mode selection bit (SIOM) 0: Clock asynchronous (UART) serial I/O 1: Clock synchronous serial I/O Serial I/O enable bit (SIOE)
b7 b0 UART control register (UARTCON: address 001B- Character length selection 0: 8 bits 1: 7 bits Parity enable bit (PARE) 0: Parity checking disable 1: Parity checking enable 1: Parity selection bit (PARS 0: Even parity 1: Odd parity Stop bit length selection b 0: 1 stop bit 1: 2 stop bits	d d s) bit (STPS)	 0: Serial I/O disabled (pins P04 to P07 operate as ordinary I/O pins) 1: Serial I/O enabled (pins P04 to P07 operate as serial I/O pins)
P05/TxD P-channel outpu 0: CMOS output (in outpu 1: N-channel open drain o	t mode)	
□ Not used (return "1" when	read)	

ıg g

A/D Converter

The functional blocks of the A/D converter are described below.

[AD conversion register] AD

The A/D conversion register is a read-only register that stores the result of A/D conversion. Do not read out this register during an A/D conversion.

[AD control register] ADCON

The AD control register controls the A/D converter.

Bit 2 to 0 are analog input pin selection bits.

Bit 3 is the AD conversion clock selection bit. When "0" is set to this bit, the A/D conversion clock is ϕ SOURCE/2 and the A/D conversion time is 122 cycles of ϕ SOURCE. When "1" is set to this bit, the A/D conversion clock is ϕ SOURCE and the A/D conversion time is 61 cycles of ϕ SOURCE.

Bit 4 is the AD conversion completion bit. The value of this bit remains at "0" during A/D conversion, and changes to "1" at completion of A/D conversion.

A/D conversion is started by setting this bit to "0".

[Comparison voltage generator]

The comparison voltage generator divides the voltage between Vss and Vcc by 1024, and outputs the divided voltages.

[Channel selector]

The channel selector selects one of ports P17/AN7 to P10/AN0, and inputs the voltage to the comparator.

[Comparator and control circuit]

The comparator and control circuit compares an analog input voltage with the comparison voltage and stores its result into the AD conversion register. When A/D conversion is completed, the control circuit sets the AD conversion completion bit and the A/D interrupt request bit to "1". Because the comparator is constructed linked to a capacitor, set ϕ SOURCE in order that the A/D conversion clock is 250 kHz or over during A/D conversion.

• Notes on A/D converter

As for AD translation accuracy, on the following operating conditions,

accuracy may become low.

- (1) When VCC voltage is lower than [3.0 V], the accuracy at the low temperature may become extremely low compared with that at room temperature. When the system would be used at low temperature, the use at VCC = 3.0 V or more is recommended.
- (2) When XCIN or the low-speed on-chip oscillator is selected as \$\phiSOURCE\$, the A/D converter cannot be used.





Fig 47. Structure of AD control register










Fig 49. Block diagram of A/D converter

Watchdog Timer

The watchdog timer gives a means for returning to a reset status when the program fails to run on its normal loop due to a runaway. The watchdog timer consists of an 8-bit watchdog timer H and an 8-bit watchdog timer L, being a 16-bit counter. The operation of the watchdog timer is controlled by bits 2 to "0" in function set ROM data 2 and the watchdog timer control register.

· Watchdog timer disable bit

When the watchdog timer disable bit (bit 1 in function set ROM data 2(FSROM2)) is set to "0", the watchdog timer is enabled and starts counting after reset.

Setting this bit to "1" does not operate the watchdog timer.

This bit cannot be rewritten by executing the instruction.

To use the watchdog timer, always set this bit to "0".

After reset, the watchdog timer cannot start counting by a program.

Watchdog timer source clock selection bit

The count source of the watchdog timer is selected by the watchdog timer source clock selection bit (bit 0 in FSROM2). This bit cannot be rewritten by executing the instruction.

When this bit is set to "0", the count source is always set to the low-speed on-chip oscillator output/16.

When this bit is set to "1", the count source is set to ϕ SOURCE/ 16. ϕ SOURCE is changed by setting the clock selection bits (bits 5 and 4 in the clock mode register (CLKM: address 003716)).

Watchdog timer H count source selection bit

The count source of watchdog timer H is selected by the watchdog timer control register (WDTCON: address 003916). When the watchdog timer H count source selection bit (bit 7 in WDTCON) is set to "0", the count source is set to an underflow signal from watch dog timer L. When this bit is set to "1", the clock selected as the count source of watchdog timer L is input to watchdog timer H.

The initial value of this bit after releasing reset can be set by the bit 2 in FSROM2.


Watchdog Timer Operation

Resetting or writing any data to WDTCON sets watchdog timer H to "FF16" and watchdog timer L to "FF16". When the watchdog timer starts, the selected clock is counted and internal reset occurs by the watchdog timer H underflow. Writing to WDTCON is usually programmed to be performed before underflow.


Reading WDTCON reads the values of the high-order 6 bits in the watchdog timer H counter and the watch dog timer count source selection bit. The following shows the time to watchdog timer underflow after writing to the watchdog timer control register.


The example applies when the XIN input clock is selected as ϕ SOURCE and f(XIN) = 8 MHz.


Watchdog timer H count source selection bit = 0: 131.072 ms
Watchdog timer H count source selection bit = 1: 512 μs











Notes on Watchdog Timer

 The watchdog timer operates in wait mode. To prevent underflow, write to the watchdog timer control register. The watchdog timer stops in stop mode, but starts counting at the same time as exiting stop mode. After exiting stop mode, it continues counting during oscillation stabilization

time. To prevent underflow during the period, the watchdog timer H count source selection bit (bit 7) in the watchdog timer control register (address 003916) should be set to "0" before executing the STP instruction.

Note that the watchdog timer continues counting even if the

STP instruction is executed in the following two conditions: Stopping the low-speed on-chip oscillator: Disabled (bit 4 in FSROM2)

Source clock of the watchdog timer: Low-speed on-chip oscillator/16 (bit 0 in FSROM2)

© Stopping the low-speed on-chip oscillator: Disabled (bit 4 in FSROM2)

Source clock of the watchdog timer: ϕ SOURCE (bit 0 in FSROM2)

 $\varphi SOURCE$: Low-speed on-chip oscillator (bits 5 and 4 in CLKM)

(2) STP instruction function selection bit

The function of the STP instruction can be selected by the bit 2 in FSROM2. This bit cannot be used for rewriting by executing the STP instruction.

- When this bit is set to "0", stop mode is entered by executing the STP instruction.
- When this bit is set to "1", internal reset occurs by executing the STP instruction.

Reset can be automatically performed at power on (power-on reset) by the built-in power-on reset circuit.

To use the built-in power-on reset circuit, leave the **RESET** pin open (the pull-up resistor is built-in).

Low Voltage Detection Circuit

The built-in low voltage detection circuit is designed to detect a drop in voltage and to reset the microcomputer if the power source voltage drops below a set value (Typ.1.95 V).

The low voltage detection circuit is valid by setting "1" to bit 0 of the function set ROM data 0.

Also, when "1" is set to bit 2 of the function set ROM data 1, the low voltage detection circuit can be valid even in the stop mode. The low voltage detection circuit is stopped in the stop mode by setting "0" to this bit, so that the power dissipation is reduced.




Fig 53. Operation waveform diagram of power-on reset circuit




Fig 54. Operation waveform diagram of low voltage detection circuit





Fig 55. Timing diagram at reset

(1)	Port P0 direction register (P0D)	000116				00)16			
(2)	Port P1 direction register (P1D)	000316				00)16			
(3)	Port P2 direction register (P2D)	000516				00)16			
(4)	Port P3 direction register (P3D)	000716				00)16			
(5)	Port P0 drive capacity control register (DCCR)	000C16	0016							
(6)	Port P0 pull-up control register (PULL0)	000D16				00)16			
(7)	Port P1 pull-up control register (PULL1)	000E16				00)16			
(8)	Key-on wakeup input selection register (KEYS)	000F16				00)16			
(9)	Capture/Compare register (low-order) (CRAL)	001016				00)16			
(10)	Capture/Compare register (high-order) (CRAH)	001116				00)16			
(11)	Capture/Compare register R/W pointer (CCRP)	001216				00)16			
(12)	Compare output mode register (CMOM)	001316				00)16			
(13)	Timer A (low-order) (TAL)	001416				FF	16			
(14)	Timer A (high-order) (TAH)	001516				FF	16			
(15)	Serial I/O status register (SIOSTS)	001916	1	0	0	0	0	0	0	0
(16)	Serial I/O control register (SIOCON)	001A16				00)16			
(17)	UART control register (UARTCON)	001B16	1	1	1	0	0	0	0	0
(18)	Prescaler 12 (PRE12)	002816	FF16							
(19)	Timer 1 (T1)	002916	0	0	0	0	0	0	0	1
(20)	Timer 2 (T2)	002A16				FF	16			
(21)	Timer mode register (TM)	002B16				00)16			
(22)	Timer count source set register (TCSS)	002C16				00)16			
(23)	Compare register re-load register (CMPR)	002D16				00)16			
(24)	Capture/Compare port register (CCPR)	002E16				00)16			
(25)	Capture/Compare status register (CCSR)	002F16				00)16			
(26)	Compare interrupt source set register (CISR)	003016				00)16			
(27)	Capture software trigger register (CSTR)	003116				00)16			
(28)	Capture mode register (CAPM)	003216				00)16			
(29)	AD control register (ADCON)	003416	0	0	0	1	0	0	0	0
(30)	Clock mode register (CLKM)	003716	0	0	0	0	0	0	1	0
(31)	Oscillation stop detection register (CLKSTP)	003816				00)16			
(32)	Watchdog timer control register (WDTCON)	003916	Note 4	0	1	1	1	1	1	1
(33)	Interrupt edge selection register (INTEDGE)	003A16				00)16			
(34)	CPU mode register (CPUM)	003B16				00)16			
(35)	Interrupt request register 1 (IREQ1)	003C16				00)16			
(36)	Interrupt request register 2 (IREQ2)	003D16				00)16			
(37)	Interrupt control register 1 (ICON1)	003E16				00)16			
(38)	Interrupt control register 2 (ICON2)	003F16				00)16			

Notes 1: X : Undefined

- 2: The content of other registers is undefined when the microcomputer is reset. The initial values must be surely set before you use it.
- 3: Do not access to the SFR area including nothing.
- 4: When the setting by the function set ROM data 2 (FSROM2) is performed,
- the initial values of this bit at reset are changed.



Clock Circuit

The clock circuit includes the XIN clock (ceramic oscillator or crystal oscillator can be used), XCIN clock (32 kHz oscillator can be used), external clock input, high-speed on-chip oscillator, and low-speed on-chip oscillator.

Pins P20/XOUT/XCOUT and P21/XIN/XCIN can be shared for the ports, XIN oscillation, and XCIN oscillation.

Use the oscillation method selection bits (bits 1 and bit 0 in function set ROM data 1 (FSROM1)) to set the function of these pins.

Ceramic Resonator or Crystal Oscillator

Set the oscillation method selection bits (bits 1 and bit 0 in FSROM1) to "012", and connect the resonator (or the oscillator) and external circuit with the shortest wiring length possible.

The constants of the oscillator circuit differ depending on the resonator. Use the values recommended by the resonator manufacturer. (An external feedback resistor may be necessary under some conditions.)

Setting the XIN/XCIN oscillation control bit to "0" starts oscillation. This bit is sets to "0" after reset.

32 kHz Crystal Oscillator

Set the oscillation method selection bits to "102", and connect the 32 kHz crystal oscillator and external circuit with the shortest wiring length possible.

The constants of the oscillator circuit differ depending on the resonator. Use the values recommended by the resonator manufacturer. (An external feedback resistor may be necessary under some conditions.)

Setting the XIN/XCIN oscillation control bit to "0" starts oscillation. This bit is sets to "0" after reset.

External Clock Input

Set the oscillation method selection bits to "112", and connect the clock source to the P20/XOUT pin. In this case, the P21/XIN pin can be used as an I/O port.

High-Speed On-Chip Oscillator

The high-speed on-chip oscillator is stopped after reset. Setting the high-speed on-chip oscillator oscillation control bit (bit 1 in CLKM) to "0" starts oscillation. This bit is sets to "1" after reset.

Low-Speed On-Chip Oscillator

The low-speed on-chip oscillator automatically starts oscillating after reset.

Setting the low-speed on-chip oscillator oscillation control bit (bit 0 in CLKM) to "1" stops oscillator. This bit is sets to "0" after reset. If the low-speed on-chip oscillator control bit (bit 4 in FSROM2) is set to "0" and stopping the low-speed on-chip oscillator is disabled, the low-speed on-chip oscillator oscillation control bit cannot be set to "1" and oscillation cannot be stopped. Also, the oscillator does not stop even when the STP instruction is executed.

• Using No Oscillator Pins (P20 as output port and P21 as I/O port)

To use only an internal on-chip oscillator, set the oscillation method selection bits to "002". The P20/XOUT pin can be used as an output port and the P21/XIN pin can be used as an I/O port.








Fig 57. Structure of function set ROM data 1












Fig 60. External clock input circuit



b7 b0
Clock mode register (CLKM: address 003716, initial value: 0216)
Low-speed on-chip oscillator oscillation control bit (Notes 1, 2, and 4) 0: Oscillation start 1: Oscillation stop
High-speed on-chip oscillator oscillation control bit (Notes 2 and 4) 0: Oscillation start 1: Oscillation stop
XIN oscillation control bit (Notes 2 and 4) 0: Oscillation start 1: Oscillation stop
Oscillation stabilization time set bit after release of the STP instruction 0: Timer 1 set to "0116" and prescaler 12 to "FF16" automatically 1: Un-automatically
Clock selection bits (Notes 3 and 4) b5 b4 0 0 : Low-speed on-chip oscillator 0 1 : High-speed on-chip oscillator 1 0 : XIN/XCIN oscillation, External clock 1 1 : Not available
Clock division ratio selection bit b7 b6 0 0 : \$SOURCE/8 (low-speed mode) 0 1 : \$SOURCE/4 (middle-speed mode) 1 0 : \$SOURCE/2 (high-speed mode) 1 1 : No division (double-speed mode)
 Notes 1: When stopping the low-speed on-chip oscillator is disabled by setting the low-speed on-chip oscillator control bit (bit 4 in FSROM2), "1" cannot be written to this bit. The low-speed on-chip oscillator does not stop even in stop mode. 2: "1" cannot be written to the oscillation control bits (bits 2 to 0) of the clock selected as \$6OURCE by the clock selection bits. 3: When "oscillation pins not used" is set by the oscillation method selection bits (bits 1 and 0 in FSROM1), "10" cannot be written to these bits. 4: Do not change the values of the clock selection bits and the clock oscillation control bits at the same time using a single instruction. Always use different instructions to rewrite these values.

Fig 61. Structure of clock mode register

Note on Clock Circuit

• Switching to XIN/XCIN Oscillator

After a reset is cleared, operation starts using the low-speed onchip oscillator. When switching to XIN/XCIN oscillator, make sure to set a sufficient wait duration with the on-chip oscillator to allow the XIN/XCIN oscillator to stabilize.

Oscillation Control

Clock mode register

Clock mode register contains the oscillation control bits of each oscillation circuits, clock selection bits and etc

Clock selection bits

 ϕ SOURCE can be selected by the clock selection bits (bits 5 and 4 in clock mode register). ϕ SOURCE can be selected from lowspeed on-chip oscillator, high-speed on-chip oscillator, XIN/XCIN oscillaton or external clock input by the clock selection bits. ϕ SOURCE is also used to the clock for peripheral functions. When the oscillation method selection bits (bits 1 and 0 in FSROM1) is set to "002" (oscillation pins not used), setting the clock selection bits to "102" (XIN/XCIN oscillation, external clock input) is disabled.

· Clock division ratio selection bit

The internal clock ϕ is generated by dividing ϕ SOURCE. Select the division ratio using the clock division ration selection bits (bits 7 and 6 in CLKM).

The division ratio can be selected from among \$SOURCE/8 (low-speed mode), /4 (middle-speed mode), /2 (high-speed mode), and no division (double-speed mode). Table 9 shows the division ratio (mode) settings.

When releasing reset, the low-speed on-chip oscillator is selected as ϕ SOURCE, and ϕ SOURCE/8 is selected as the internal clock. The high-speed on-chip oscillator is stopped at this time. If an oscillation circuit is connected to the clock pin, oscillation starts. To switch ϕ SOURCE to XIN/XCIN oscillation, generate wait time using the on-chip oscillator until the oscillation is stabilized.

		CLKM					FSROM1	FSROM2
∮SOURCE	bit Mode	Clock division ratio selection bits	Clock selection bits	XIN/XCIN oscillation control bit	High-speed on-chip oscillator oscillation control bit	Low-speed on-chip oscillator oscillation control bit	Oscillation method selection bits	Low-speed on- chip oscillator control bit
		Bit 7, 6	Bit 5, 4	Bit 2	Bit 1	Bit 0	Bit 1, 0	Bit 4
Xin	Double-speed	11	10	0	-	-	01	-
	High-speed	10	10	0	-	-	01	-
	Middle-speed	01	10	0	-	-	01	-
	Low-speed	00	10	0	-	-	01	-
	Double-speed	11	10	0	-	-	10	-
	High-speed	10	10	0	-	-	10	-
	Middle-speed	01	10	0	-	-	10	-
	Low-speed	00	10	0	-	-	10	-
External	Double-speed	11	10	-	-	-	11	-
clock	High-speed	10	10	-	-	-	11	-
	Middle-speed	01	10	-	-	-	11	-
	Low-speed	00	10	-	-	-	11	-
High-speed	Double-speed	11	01	-	0	-	-	-
on-chip	High-speed	10	01	-	0	-	-	-
oscillator	Middle-speed	01	01	-	0	-	-	-
	Low-speed	00	01	-	0	-	-	-
Low-speed	Double-speed	11	00	-	-	0	-	1/0
on-chip	High-speed	10	00	-	-	0	-	1/0
oscillator	Middle-speed	01	00	-	-	0	-	1/0
	Low-speed	00	00	-	-	0	-	1/0

Table 9 Setting the clock division (mode)

-: can be "0" or "1", no change in outcome

Stop mode


When the STP instruction is executed, the internal clock ϕ stops at an "H" level and the XIN/XCIN and on-chip oscillator stops. At this time, timer 1 is set to "0116" and prescaler 12 is set to "FF16" when the oscillation stabilization time set bit after release of the STP instruction is "0". On the other hand, timer 1 and prescaler 12 are not set when the above bit is "1". Accordingly, set the wait time fit for the oscillation stabilization time of the oscillator to be used. When an external interrupt is accepted, oscillation is restarted but the internal clock ϕ remains at "H" until timer 1 underflows. As soon as timer 1 underflows, the internal clock ϕ is supplied. This is because when a ceramic resonator is used, some time is required until a start of oscillation. In case oscillation is restarted by reset, no wait time is generated. So apply an "L" level to the RESET pin while oscillation becomes stable, or set the wait time by on-chip oscillator operation after system is released from reset until the oscillation is stabled.

Wait mode


If the WIT instruction is executed, the internal clock ϕ stops at an "H" level, but the oscillator does not stop. The internal clock restarts if a reset occurs or when an interrupt is received. Since the oscillator does not stop, normal operation can be started immediately after the clock is restarted. To ensure that interrupts will be received to release the STP or WIT state, interrupt enable bits must be set to "1" before the STP or WIT instruction is executed.

Note on Oscillation Control

For use with the oscillation stabilization set bit after release of the STP instruction set to "1", set values in timer 1 and prescaler 12 after fully appreciating the oscillation stabilization time of the oscillator to be used.



Rev.2.00 Mar 05, 2007 Page 47 of 70 REJ03B0202-0200



Oscillation stop detection circuit

The oscillation stop detection circuit is used for reset occurrence when a ceramic resonator or RC oscillation circuit stops by disconnection. To use this circuit, set an on-chip oscillator to be in active.

The oscillation stop detection circuit is in active to set "1" to the XIN oscillation stop detection function active bit.

When the oscillation stop detection circuit is enabled, the operation status of the XIN oscillator circuit is monitored using the low-speed on-chip oscillator, and if oscillation stop is detected the oscillation stop detection status bit is set to 1. If additionally the oscillation stop detection reset enable bit is set to "1", an internal reset is triggered when the oscillator stops operating.

The oscillation stop detection status bit is not initialized by an oscillation stop detection reset and retains its value of 1. Since the oscillation stop detection status bit is initialized to "0" by an external reset, it is possible to determine if a reset was due to oscillation stop detection by checking the oscillation stop detection status bit.


The XIN oscillation and external clock input are set as the clocks to detect the oscillation stop.


Refer to the electrical characteristics for the frequencies to detect the oscillation stop.


Notes on Oscillation Stop Detection Circuit

(1) Do not execute the transition to "state 2'a" shown in Figure 65 because in this "state 2'a", MCU is stopped without reset even when XIN oscillation is stopped.

- (2) XIN oscillation stop detection function active bit is not cleared by the oscillation stop detection reset. Accordingly, the oscillation stop detection circuit is in active when system is released from internal reset cause of oscillation stop detection.
- (3) Oscillation stop detection status bit is initialized by the following operation.
 - External reset, power-on reset, low voltage detection reset, watchdog timer reset, and reset by STP instruction function
 - Write "0" data to the XIN oscillation stop detection function active bit.
- (4) The oscillation stop detection circuit is not included in the emulator MCU "M37549RLSS".







QzROM Writing Mode

In the QzROM writing mode, the user ROM area can be rewritten while the microcomputer is mounted on-board by using a serial programmer which is applicable for this microcomputer. Table 10 lists the pin description (QzROM writing mode) and Figure 66 shows the pin connections.

Table 10 Pin description (QzROM writing mode)

Refer to Figure 67 and Figure 68 for examples of a connection with a serial programmer.

Contact the manufacturer of your serial programmer for serial programmer.

Refer to the user's manual of your serial programmer for details on how to use it.

Pin	Name	I/O	Function	
Vcc, Vss	Power source	Input	Apply 1.8 to 5.5 V to Vcc, and 0 V to Vss.	
RESET	Reset input	Input	Reset input pin.	
P21 /XIN	Clock input	Input	Set the same termination as the single-chip mode.	
P20 /XOUT	Clock output	Output		
P00 – P05 P11 – P17 P30, P31	I/O port	I/O	Input "H" or "L" level signal or leave the pin open.	
CNVss	VPP input	Input	QzROM programmable power source pin.	
P10	ESDA I/O	I/O	Serial data I/O pin.	
P06	ESCLK input	Input	Serial clock input pin.	
P07	ESPGMB input	Input	Read/program pulse input pin.	






Fig 66. Pin connection diagram (M37549G3/G2/G1FP)








Fig 68. When using programmer of Suisei Electronics System Co., LTD, connection example

(1) Processor Status Register

The contents of the processor status register (PS) after reset are undefined except for the interrupt disable flag I which is "1". After reset, initialize flags which affect program execution. In particular, it is essential to initialize the T flag and the D flag because of their effect on calculations.

(2) Interrupts

The contents of the interrupt request bit do not change even if the BBC or BBS instruction is executed immediately after they are changed by program because this instruction is executed for the previous contents. For executing the instruction for the changed contents, execute one instruction before executing the BBC or BBS instruction.

(3) Decimal Calculations

- For calculations in decimal notation, set the decimal mode flag D to "1", then execute the ADC instruction or SBC instruction. In this case, execute SEC instruction, CLC instruction or CLD in-struction after executing one instruction before the ADC instruction or SBC instruction.
- In the decimal mode, the values of the N (negative), V (overflow) and Z (zero) flags are invalid.

(4) Ports

The values of the port direction registers cannot be read. That is, it is impossible to use the LDA instruction, memory operation instruction when the T flag is "1", addressing mode using direction register values as qualifiers, and bit test instructions such as BBC and BBS.

It is also impossible to use bit operation instructions such as CLB and SEB and read/modify/write instructions of direction registers for calculations such as ROR.

For setting direction registers, use the LDM instruction, STA instruction, etc.

(5) A/D Conversion

Do not execute the STP instruction during A/D conversion.

(6) Instruction Execution Timing

The instruction execution time can be obtained by multiplying the frequency of the internal clock ϕ by the number of cycles mentioned in the machine-language instruction table.

The frequency of the internal clock ϕ is the same as that of the ϕ SOURCE in double-speed mode, twice the ϕ SOURCE cycle in high-speed mode, 4 times the ϕ SOURCE cycle in middle-speed mode and 8 times the ϕ SOURCE cycle in low-speed mode.

(7) CPU Mode Register

The processor mode bits can be written only once after releasing reset. Always set them to "002". After written, rewriting any data to these bits is disabled because they are locked. (Emulator MCU is excluded.)

Also, the stack page bit (bit 2) is not locked.

In order to prevent error-writing to the processor mode bits (at program runaway), write the CPU mode register at the start of the program that runs after releasing reset.

(8) State transition

Do not stop the clock selected as the operation clock because of setting of bits 0 to 2.

NOTES ON HARDWARE

(1) Handling of Power Source Pin

In order to avoid a latch-up occurrence, connect a capacitor suitable for high frequencies as bypass capacitor between power source pin (VCC pin) and GND pin (Vss pin). A ceramic capacitor of 0.01 μ F to 0.1 μ F is recommended.

PRELIMINARY

Notice: This is not a final specification.

Some parametric limits are subject to change.

Connect a capacitor across the power source pin and GND pin with the shortest possible wiring.

NOTES ON USE

Countermeasures against noise

It is necessary not only design the system taking measures against the noise as follows but to evaluate before actual use.

1. Shortest wiring length

(1) Package

Select the smallest possible package to make the total wiring length short.

<Reason>

The wiring length depends on a microcomputer package. Use of a small package, for example QFP and not DIP, makes the total wiring length short to reduce influence of noise.





Fig 69. Selection of packages

(2) Wiring for $\overline{\text{RESET}}$ pin

Make the length of wiring which is connected to the $\overline{\text{RESET}}$ pin as short as possible. Especially, connect a capacitor across the $\overline{\text{RESET}}$ pin and the Vss pin with the shortest possible wiring (within 20mm).

<Reason>

The width of a pulse input into the $\overline{\text{RESET}}$ pin is determined by the timing necessary conditions. If noise having a shorter pulse width than the standard is input to the $\overline{\text{RESET}}$ pin, the reset is released before the internal state of the microcomputer is completely initialized. This may cause a program runaway.





- (3) Wiring for clock input/output pins
 - Make the length of wiring which is connected to clock I/O pins as short as possible.
 - Make the length of wiring (within 20 mm) across the grounding lead of a capacitor which is connected to an oscillator and the VSS pin of a microcomputer as short as possible.
 - Separate the Vss pattern only for oscillation from other Vss patterns.

<Reason>

If noise enters clock I/O pins, clock waveforms may be deformed. This may cause a program failure or program runaway. Also, if a potential difference is caused by the noise between the Vss level of a microcomputer and the Vss level of an oscillator, the correct clock will not be input in the microcomputer.




Fig 71. Wiring for clock I/O pins


(4) Wiring to CNVss pin


Connect CNVss pin to a GND pattern at the shortest distance. The GND pattern is required to be as close as possible to the GND supplied to Vss.

In order to improve the noise reduction, to connect a 5 k Ω resistor serially to the CNVss pin - GND line may be valid.

As well as the above-mentioned, in this case, connect to a GND pattern at the shortest distance. The GND pattern is required to be as close as possible to the GND supplied to Vss.

The CNVss pin of the QzROM is the power source input pin for the built-in QzROM. When programming in the built-in QzROM, the impedance of the CNVss pin is low to allow the electric current for writing flow into the QzROM. Because of this, noise can enter easily. If noise enters the CNVss pin, abnormal instruction codes or data are read from the built-in QzROM, which may cause a program runaway.





Connect an approximately 0.1 μF bypass capacitor across the Vss line and the Vcc line as follows:

- Connect a bypass capacitor across the VSS pin and the VCC pin at equal length.
- Connect a bypass capacitor across the VSS pin and the VCC pin with the shortest possible wiring.
- Use lines with a larger diameter than other signal lines for Vss line and Vcc line.
- Connect the power source wiring via a bypass capacitor to the Vss pin and the Vcc pin.




Fig 73. Bypass capacitor across the Vss line and the Vcc line

3. Wiring to analog input pins

- Connect an approximately 100 Ω to 1 k Ω resistor to an analog signal line which is connected to an analog input pin in series.
- Besides, connect the resistor to the microcomputer as close as possible.
- Connect an approximately 1000 pF capacitor across the Vss pin and the analog input pin. Besides, connect the capacitor to the Vss pin as close as possible. Also, connect the capacitor across the analog input pin and the Vss pin at equal length.

<Reason>

Signals which is input in an analog input pin (such as an A/D converter/comparator input pin) are usually output signals from sensor. The sensor which detects a change of event is installed far from the printed circuit board with a microcomputer, the wiring to an analog input pin is longer necessarily. This long wiring functions as an antenna which feeds noise into the microcomputer, which causes noise to an analog input pin.




Fig 74. Analog signal line and a resistor and a capacitor

• The analog input pin is connected to the capacitor of a voltage comparator. Accordingly, sufficient accuracy may not be obtained by the charge/discharge current at the time of A/D conversion when the analog signal source of high-impedance is connected to an analog input pin. In order to obtain the A/D conversion result stabilized more, please lower the impedance of an analog signal source, or add the smoothing capacitor to an analog input pin.

4. Oscillator concerns

Take care to prevent an oscillator that generates clocks for a microcomputer operation from being affected by other signals.

(1) Keeping oscillator away from large current signal lines Install a microcomputer (and especially an oscillator) as far as possible from signal lines where a current larger than the tolerance of current value flows.

<Reason>

In the system using a microcomputer, there are signal lines for controlling motors, LEDs, and thermal heads or others. When a large current flows through those signal lines, strong noise occurs because of mutual inductance.

(2) Installing oscillator away from signal lines where potential levels change frequently

Install an oscillator and a connecting pattern of an oscillator away from signal lines where potential levels change frequently. Also, do not cross such signal lines over the clock lines or the signal lines which are sensitive to noise. <Reason>

Signal lines where potential levels change frequently (such as the CNTR pin signal line) may affect other lines at signal rising edge or falling edge. If such lines cross over a clock line, clock waveforms may be deformed, which causes a microcomputer failure or a program runaway.




Fig 75. Wiring for a large current signal line/Writing of signal lines where potential levels change frequently

(3) Oscillator protection using Vss pattern

As for a two-sided printed circuit board, print a VSS pattern on the underside (soldering side) of the position (on the component side) where an oscillator is mounted.

Connect the Vss pattern to the microcomputer Vss pin with the shortest possible wiring. Besides, separate this Vss pattern from other Vss patterns.




Fig 76. Vss pattern on the underside of an oscillator

5. Setup for I/O ports

Setup I/O ports using hardware and software as follows:

<Hardware>

• Connect a resistor of 100 Ω or more to an I/O port in series.

<Software>

- As for an input port, read data several times by a program for checking whether input levels are equal or not.
- As for an output port, since the output data may reverse because of noise, rewrite data to its port latch at fixed periods.
- Rewrite data to direction registers and pull-up control registers at fixed periods.




Fig 77. Setup for I/O ports

6. Providing of watchdog timer function by software

If a microcomputer runs away because of noise or others, it can be detected by a software watchdog timer and the microcomputer can be reset to normal operation. This is equal to or more effective than program runaway detection by a hardware watchdog timer. The following shows an example of a watchdog timer provided by software.

In the following example, to reset a microcomputer to normal operation, the main routine detects errors of the interrupt processing routine and the interrupt processing routine detects errors of the main routine.

This example assumes that interrupt processing is repeated multiple times in a single main routine processing. <The main routine>

• Assigns a single byte of RAM to a software watchdog timer (SWDT) and writes the initial value N in the SWDT once at each execution of the main routine. The initial value N should satisfy the following condition:

PRELIMINARY

Notice: This is not a final specification.

Some parametric limits are subject to change.

 $N + 1 \ge$ (Counts of interrupt processing executed in each main routine)

As the main routine execution cycle may change because of an interrupt processing or others, the initial value N should have a margin.

- Watches the operation of the interrupt processing routine by comparing the SWDT contents with counts of interrupt processing after the initial value N has been set.
- Detects that the interrupt processing routine has failed and determines to branch to the program initialization routine for recovery processing in the following case:

If the SWDT contents do not change after interrupt processing.

<The interrupt processing routine>

- Decrements the SWDT contents by 1 at each interrupt processing.
- Determines that the main routine operates normally when the SWDT contents are reset to the initial value N at almost fixed cycles (at the fixed interrupt processing count).
- Detects that the main routine has failed and determines to branch to the program initialization routine for recovery processing in the following case:

If the SWDT contents are not initialized to the initial value N but continued to decrement and if they reach 0 or less.




Fig 78. Watchdog timer by software

NOTES ON USE

Note on Power Source Voltage

When the power source voltage value of a microcomputer is less than the value which is indicated as the recommended operating conditions, the microcomputer does not operate normally and may perform unstable operation.

In a system where the power source voltage drops slowly when the power source voltage drops or the power supply is turned off, reset a microcomputer when the supply voltage is less than the recommended operating conditions and design a system not to cause errors to the system by this unstable operation.

Product shipped in blank

As for the product shipped in blank, Renesas does not perform the writing test to user ROM area after the assembly process though the QzROM writing test is performed enough before the assembly process. Therefore, a writing error of approx.0.1 % may occur.

Moreover, please note the contact of cables and foreign bodies on a socket, etc. because a writing environment may cause some writing errors.

Overvoltage

Take care not to apply the voltage above the Vcc pin voltage to other pins. Make sure that the voltage of the CNVss pin (VPP power input pin for QzROM) does not change as shown in the bold-lined periods (Figure 79) when powering on and off. If the voltage changes as shown, the QzROM contents may be rewritten.




Fig 79. Timing Diagram (bold-lined periods are applicable)

NOTES ON QZROM

Notes On QzROM Writing Orders

When ordering the QzROM product shipped after writing, submit the mask file (extension: .mask) which is made by the mask file converter MM.

Be sure to set the ROM option ("MASK option" written in the mask file converter) setup when making the mask file by using the mask file converter MM.

Notes On ROM Code Protect

(QzROM product shipped after writing)

As for the QZROM product shipped after writing, the ROM code protect is specified according to the ROM option setup data in the mask file which is submitted at ordering.

Renesas Technology corp. write the value of the ROM option setup data in the ROM code protect address (address FFDB16) when writing to the QzROM. As a result, in the contents of the ROM code protect address the ordered value may differ from the actual written value.

The ROM option setup data in the mask file is "0016" for protect enabled or "FF16" for protect disabled. Therefore, the contents of the ROM code protect address (other than the user ROM area) of the QzROM product shipped after writing is "0016" or "FF16".

Note that the mask file which has nothing at the ROM option data or has the data other than "0016" and "FF16" can not be accepted.

DATA REQUIRED FOR QZROM WRITING ORDERS

The following are necessary when ordering a QzROM product shipped after writing:

- 1. QzROM Writing Confirmation Form*
- 2. Mark Specification Form*
- 3. ROM data Mask file

* For the QzROM writing confirmation form and the mark specifi-cation form, refer to the "Renesas Technology Corp." Homepage (http://www.renesas.com/homepage.jsp).

Note that we cannot deal with special font marking (customer's trademark etc.) in QzROM microcomputer.

ELECTRICAL CHARACTERISTICS of 7549 Group

Absolute Maximum Ratings

Absolute maximum ratings

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Power source voltage		-0.3 to 6.5	V
VI	Input voltage P00–P07, P10–P17, P20, P21, P30, P31	All voltages are based	-0.3 to Vcc + 0.3	V
Vi	Input voltage RESET	When an input voltage	-0.3 to Vcc + 0.3	V
VI	Input voltage CNVss	is measured, output transistors are cut off.	-0.3 to Vcc + 0.3	V
Vo	Output voltage P00–P07, P10–P17, P20, P21, P30, P31		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	Ta = 25 °C	300	mW
Topr	Operating temperature		–20 to 85	°C
Tstg	Storage temperature		-40 to 125	°C

Recommended Operating Conditions

Recommended operating conditions (1)

(Vcc = 1.8 to 5.5 V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol			Parameter			Limits		Unit
Cymbol		1			Min.	Тур.	Max.	0
/cc	Power source	High-speed on-chip oscillator	Double-, high-, middle	-, low-speed mode	4.0	5.0	5.5	V
	voltage	Low-speed on-chip oscillator	Double-, high-, middle	-, low-speed mode	1.8	5.0	5.5	V
		XIN oscillation,	Double-speed mode	$f(XIN) \le 8MHz$	4.5	5.0	5.5	V
		XCIN oscillation, external clock input		$f(Xin) \leq 2MHz$	2.4	5.0	5.5	V
				f(Xın) ≤ 1MHz	2.2	5.0	5.5	V
			High-, middle-, low-speed mode	f(Xin) ≤ 8MHz	4.0	5.0	5.5	V
			low-speed mode	$f(XIN) \le 4MHz$	2.4	5.0	5.5	V
				$f(Xin) \leq 1MHz$	1.8	5.0	5.5	V
		XCIN oscillation	Double-, high-, middle-, low-speed mode	$f(Xcin) \leq 50 kHz$	1.8	5.0	5.5	V
/ss	Power so	ource voltage				0		V
Vih		"H" input voltage (Note 4) P00–P07, P10–P17, P21, P30, P31					Vcc	V
Viн		voltage (Note 5) ESET, XIN, Xcin	0.8Vcc		Vcc	V		
VIL		"L" input voltage (Note 4) P00–P07, P10–P17, P21, P30, P31					0.2Vcc	V
VIL	"L" input voltage RESET, CNVss				0		0.2Vcc	V
VIL	"L" input voltage (Note 5) XIN, XCIN				0		0.16Vcc	V
Σ IOH(peak)		oeak output current (Note 00–P07, P10–P17, P20, P					-60	mA
Σ IOL(peak)		eak output current (Note 00−P07	1)				60	mA
Σ IOL(peak)		eak output current (Note 10–P17, P20, P21, P30, P					60	mA
Σ IOH(avg)		average output current (N 00–P07, P10–P17, P20, P					-30	mA
Σ IOL(avg)		overage output current (N 00–P07	ote 1)				30	mA
Σ IOL(avg)		iverage output current (N 10–P17, P20, P21, P30, P	, ,				30	mA
IOH(peak)		output current (Notes 2, 4 00–P07, P10–P17, P20, P					-10	mA
IOL(peak)		output current (Notes 2, 4 00–P07 (drive capacity: w	1) /eakness), P10–P17, P20,	P21, P30, P31			10	mA
IOL(peak)		output current (Note 2) 00–P07 (drive capacity: s	trength)				30	mA
IOH(avg)		ge output current (Notes 00–P07, P10–P17, P20, P					-5	mA
IOL(avg)		ge output current (Notes 00–P07 (drive capacity: w	3, 4) /eakness), P10–P17, P20,	P21, P30, P31			5	mA
IOL(avg)		ge output current (Notes 00–P07 (drive capacity: s					15	mA

NOTES:

The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100 ms. The total peak current is the peak value of all the currents.
 The peak output current is the peak current flowing in each port.
 The average output current IoL (avg), IOH (avg) in an average value measured over 100 ms.
 P20 and P21 indicates these pins are used as I/O ports.
 XIN and XCIN indicates these pins are used as clock pins.



Recommended operating conditions (2)

(Vcc = 1.8 to 5.5V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol		Paran	actor			Li	mits	Unit
Gymbol		i didii	leter		Min.	Тур.	Max.	Onic
f(XIN)	XIN oscillation frequency (Note 1)	XIN oscillation External clock input	Double-speed mode	Vcc = 4.5–5.5 V			8	MHz
				Vcc = 2.4–4.5 V			$\frac{(\text{Vcc}-2.4)\times 2}{0.7}\text{+}2$	MHz
				Vcc = 2.2–2.4 V			$\frac{(Vcc - 2.2)}{0.2}$ +1	MHz
			High-, middle-, low-speed mode	Vcc = 4.0–5.5 V			8	MHz
				Vcc = 2.4–4.0 V			$\frac{(Vcc - 2.4)}{0.4}$ +4	MHz
				Vcc = 1.8–2.4 V			<u>(Vcc - 1.8)</u> 0.2 +1	MHz
	XCIN oscillation frequency (Note 1)	XCIN oscillation	Double-, high-, middle-, low-speed mode	Vcc = 1.8–5.5 V		32.768	50	kHz

NOTE:

1. When the oscillation frequency has a duty cycle of 50 %.




Fig 80. Power source voltage and oscillation frequency

Electrical Characteristics

Electrical characteristics (1)

(Vcc = 1.8 to 5.5V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Quara ha d	Demonster	To share differen		Limits		1.1
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Vон	"H" output voltage (Notes 1, 3) P00–P07, P10–P17, P21, P30, P31	Iон = –5 mA, Vcc = 4.0–5.5 V	Vcc-1.5			V
	F 00-F 07, F 10-F 17, F 21, F 30, F 31	Iон = -1.0 mA, Vcc = 1.8-5.5 V	Vcc-1.0			V
Vol	"L" output voltage (Note 1) P00–P07 (drive capacity: weakness)	IOL = 5 mA, Vcc = 4.0–5.5 V			1.5	V
	P10–P17, P21, P30, P31	IOL = 1.5 mA, Vcc = 4.0–5.5 V			0.3	V
		IOL = 1.0 mA, Vcc = 1.8–5.5 V			1.0	V
Vol	"L" output voltage P00–P07 (drive capacity: strength)	IOL = 15 mA, Vcc = 4.0–5.5 V			2.0	V
	F00-F07 (unve capacity, strength)	IOL = 1.5 mA, Vcc = 4.0–5.5 V			0.3	V
		IOL = 1.0 mA, Vcc = 1.8–5.5 V			1.0	V
Vt+ – Vt-	Hysteresis INT0, INT1, CAP0, P10–P17 (Note 4) RxD, SCLK, RESET			0.5		V
Іін	"H" input current (Note 1) P00–P07, P10–P17, P21, P30, P31	VI = Vcc (Pin floating. Pull up transistors is disable)			5.0	μA
Іін	"H" input current RESET	VI = Vcc			5	μA
Іін	"H" input current (Note 2) XIN	VI = Vcc		4.0		μA
Іін	"H" input current (Note 2) XCIN	VI = Vcc		0.5		μA
lı∟	"L" input current (Note 1) P00–P07, P10–P17, P21, P30, P31	VI = Vss (Pin floating. Pull up transistors is disable)			-5.0	μA
lı∟	"L" input current RESET	VI = Vss			-0.7	mA
lı∟	"L" input current (Note 2) XIN	VI = Vss		-4.0		μA
lı∟	"L" input current (Note 2) XCIN	VI = Vss		-0.3		μA
lı∟	"L" input current P00–P07, P10–P17	VI = Vss (Pull up transistors is enable)		-0.2	-0.5	mA
Rрн	Pull-up resistor value RESET	VI = Vss		25		kΩ
VRAM	RAM hold voltage	When clock stopped	1.6		5.5	V
RHSOSC	High-speed on-chip oscillator	Vcc = 4.0–5.5 V, Ta = 0–50 °C	TBD	4	TBD	MHz
	oscillation frequency	Vcc = 4.0–5.5 V, Ta = –20–85 °C	TBD	4	TBD	IVIHZ
Rlsosc	Low-speed on-chip oscillator oscillation frequency	Vcc = 5.0 V, Ta = 25 °C	125	250	500	kHz
Dosc	Oscillation stop detection circuit detection frequency	Vcc = 5.0 V, Ta = 25 °C	62.5	150	250	kHz

NOTES: 1. P20 and P21 indicates these pins are used as I/O ports. 2. XIN and XCIN indicates these pins are used as clock pins. 3. P05 is measured when the P05/TxD P-channel output disable bit of the UART1 control register (bit 4 of address 001B16) is "0". 4. It is available only when operating key-on wake up.



Electrical characteristics (2) (Vcc = 1.8 to 5.5V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter	Test condition	26		Limits		Uni
Symbol			1	Min.	Тур.	Max.	
Symbol I Icc	Power source	High-speed on-chip oscillator: oscillation · Vcc = 5.0 V	Double-speed mode		2.5	5.2	m/
	current	· Low-speed on-chip oscillator: stop · XIN: stop	Low-speed mode		0.6	1.7	m/
		· Output transistors "off" · Low voltage detection circuit: enable	Wait mode, functions except timer 1 disabled		0.35	1.0	m/
		Low-speed on-chip oscillator: oscillation · Vcc = 5.0 V	Double-speed mode		230	600	μA
		· High-speed on-chip oscillator: stop · XIN: stop	Low-speed mode		120	400	μ
		Output transistors "off" Low voltage detection circuit: enable	Wait mode, functions except timer 1 disabled		105	350	μ
		f(XIN)=8 MHz (ceramic resonator) · Vcc = 5.0 V	Double-speed mode		6.0	10	m
		 High-speed on-chip oscillator: stop Low-speed on-chip oscillator: stop 	Low-speed mode		2.6	6.0	m
		· Output transistors "off" · Low voltage detection circuit: enable	Wait mode, functions except timer 1 disabled		1.9	5.0	m
		f(XCIN)=32.768 kHz · Vcc = 5.0 V	Double-speed mode		100	200	μ
		High-speed on-chip oscillator: stop Low-speed on-chip oscillator: stop	Low-speed mode		85	180	μ
		Output transistors "off" Low voltage detection circuit: enable	Wait mode, functions except timer 1 disabled		80	170	μ
	Low-speed on-chip oscillator: oscillation · Vcc = 2.0 V · High-speed on-chip oscillator: stop	Low-speed mode		25	70	μ	
		XIN: stop W Output transistors "off" W Low voltage detection circuit: enable tin f(XIN) = 2 MHz (ceramic resonator) V	Wait mode, functions except timer 1 disabled		23	60	μ
			Low-speed mode		190	450	μ
		Low-speed on-chip oscillator: stop Output transistors "off" Low voltage detection circuit: enable	Wait mode, functions except timer 1 disabled		150	430	μ
		f(XcIN) = 32.768 kHz · Vcc = 2.0 V · High-speed on-chip oscillator: stop	Low-speed mode		24	65	μ
		Low-speed on-chip oscillator: stop Output transistors "off" Low voltage detection circuit: enable	Wait mode, functions except timer 1 disabled		23	55	μ
		Low voltage detection circuit self consumption current	Ta = 25 °C Vcc = 5.0 V		70		μ
			Ta = 25 °C Vcc = 2.0 V		20		μ
		Increment when A/D conversion is execute f(XIN) = 8 MHz, Vcc = 5.0 V	d		0.5		m
		Stop mode · Output transistors "off"	Ta = 25 °C		0.1	1.0	μ
		Low-speed on-chip oscillator: stop	Ta = 85 °C			10	μ

A/D Converter Characteristics

A/D Converter characteristics

(Vcc = 2.7 to 5.5 V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Querra ha a l	Parameter	Test see l'éleme				
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
	Resolution				10	bits
	Absolute accuracy (excluding quantization error)	Ta = $-20-85$ °C, $2.7 \le Vcc \le 5.5V$			TBD	LSB
tCONV	Conversion time	A/D conversion clock = $f(\phi SOURCE)/2$			122	tc(
ICONV		A/D conversion clock = $f(\phi SOURCE)$			61	tc(
RLADDER	Ladder resistor			55		kΩ
li(AD)	A/D port input current				5.0	μΑ

A/D Converter Recommended Operating Conditions

(Vcc = 2.7 to 5.5 V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Deveryoter	Test conditions		Unit			
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
Vcc	Power source voltage	Ta = –20–85 °C	2.7		5.5	V	
φ(AD)	A/D conversion clock	$4.0 \leq Vcc \leq 5.5 V$	TBD		8	MHz	
	frequency (Note)	$2.7 \leq Vcc < 4.0 V$	TBD		4	MHz	

NOTE:

1. When XCIN or the low-speed on-chip oscillator is selected as ϕ SOURCE, the A/D converter cannot be used.

Power-on reset circuit characteristics

Power-on reset circuit characteristics

(Vcc = 1.8 to 5.5 V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Cumhal	Devenuetor	Test conditions	I	Limits	Max. 0 10 20	Unit	
Symbol Parameter		Test conditions	Min.	Тур.	Max.	Unit	
VPOR	Valid start voltage of power-on reset circuit (Note)				0	V	
TW(VPOR)	VPOR hold time				10	s	
TW(VPOR-VDET)	Rising time of valid power source of power-on reset circuit	TW(VPOR) > 10s			20	ms	

NOTE:

1.

VPOR is the start voltage level of Vcc for the built-in power-on reset circuit to operate normally. Keep VPOR to be lower than the Vcc voltage before rising of the Vcc power source to use the built-in power-on reset circuit. Set the built-in low voltage detection circuit to be valid when the built-in power-on reset is used.

Low voltage detection circuit characteristics

Low voltage detection circuit characteristics

(Vcc = 1.8 to 5.5 V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

		Limits		l lucit		
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Vlvd	Valid start voltage of low voltage detection circuit (Note)		1.0			V
TW(VLVD)	VLVD hold time				10	s
TW(VLVD-VDET)	Rising time of valid power source of low voltage detection circuit	TW(VLVD) > 10s			10	s
VDET-	Detection voltage of low voltage detection circuit	Ta = 0–50 °C	1.85	1.95	2.05	V
VDLI	Detection voltage of low voltage detection circuit	Ta = -20-85 °C	1.80	1.95	2.10	V
V(VDET+- VDET-)	Detection voltage Hysteresis (when hysteresis is valid)	Ta = -20-85 °C		0.10		V
TDET	Detection time of low 5voltage detection circuit			20		μs

NOTE: 1. VLVD is the start voltage level of Vcc for the built-in low voltage detection circuit to operate normally. If the Vcc power source becomes lower than VLVD, first set the Vcc voltage to be lower than VPOR. Next, according to the electrical characteristics of the power-on reset circuit, perform the rising of Vcc.




Fig 81. Electrical characteristics of power-on reset circuit and voltage drop detection circuit

Timing Requirements

Timing requirements (1)

(Vcc = 4.0 to 5.5 V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Description	Limits			1.1		
	Parameter		Тур.	Max.	Unit		
tw(RESET)	Reset input "L" pulse width	2			μs		
tc(XIN)	External clock input cycle time 125						
twh(Xin)	External clock input "H" pulse width 50						
twL(XIN)	External clock input "L" pulse width	50			ns		
twн(INTo)	INT0, INT1, CAP0 input "H" pulse width (Note 1)	80			ns		
tw∟(INT₀)	INT0, INT1, CAP0 input "L" pulse width (Note 1)	80			ns		
tc(Sclk)	Serial I/O clock input cycle time (Note 2)	800			ns		
twн(ScLk)	Serial I/O clock input "H" pulse width (Note 2)	370			ns		
twL(SCLK)	Serial I/O clock input "L" pulse width (Note 2)	370			ns		
tsu(RXD-SCLK)	Serial I/O input set up time	220			ns		
th(SCLK-RXD)	Serial I/O input hold time	100			ns		

NOTES:

As for CAP0, it is the value when noise filter is not used.
 In this time, bit 6 of the serial I/O control register (address 001A16) is set to "1" (clock synchronous serial I/O is selected). When bit 6 of the serial I/O control register is "0" (clock asynchronous serial I/O is selected), the rating values are divided by 4.

Timing requirements (2)

(Vcc = 2.4 to 5.5 V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Deservation	Limits		L Los H			
Symbol	Parameter		Тур.	Max.	Unit		
tw(RESET)	Reset input "L" pulse width	2			μs		
tc(XIN)	External clock input cycle time 250						
twh(Xin)	External clock input "H" pulse width 100						
twL(XIN)	External clock input "L" pulse width 100						
twн(INTo)	INT0, INT1, CAP0 input "H" pulse width (Note 1) 230						
twL(INT0)	INT0, INT1, CAP0 input "L" pulse width (Note 1) 230						
tC(SCLK)	Serial I/O clock input cycle time (Note 2)	2000			ns		
tWH(SCLK)	Serial I/O clock input "H" pulse width (Note 2)	950			ns		
twL(SCLK)	Serial I/O clock input "L" pulse width (Note 2)	950			ns		
tsu(RXD-SCLK)	Serial I/O input set up time 400						
th(SCLK-RXD)	Serial I/O input hold time 200						

NOTES:

As for CAPo, it is the value when noise filter is not used.
 In this time, bit 6 of the serial I/O control register (address 001A16) is set to "1" (clock synchronous serial I/O is selected). When bit 6 of the serial I/O control register is "0" (clock asynchronous serial I/O is selected), the rating values are divided by 4.

Timing requirements (3) (Vcc = 1.8 to 5.5 V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Description	Limits		L Los H		
Symbol	Parameter		Тур.	Max.	Unit	
tw(RESET)	Reset input "L" pulse width	2			μs	
tc(XIN)	External clock input cycle time 500					
twh(Xin)	External clock input "H" pulse width 200					
twL(XIN)	External clock input "L" pulse width 200					
twн(INTo)	INT0, INT1, CAP0 input "H" pulse width (Note 1) 460					
tw∟(INT₀)	INT0, INT1, CAP0 input "L" pulse width (Note 1) 460					
tc(Sclk)	Serial I/O clock input cycle time (Note 2)	4000			ns	
twh(Sclk)	Serial I/O clock input "H" pulse width (Note 2)	1900			ns	
twL(SCLK)	Serial I/O clock input "L" pulse width (Note 2)	1900			ns	
tsu(RXD-SCLK)	Serial I/O input set up time 800				ns	
th(SCLK-RXD)	Serial I/O input hold time	Serial I/O input hold time 400				

NOTES:
1. As for CAP0, it is the value when noise filter is not used.
2. In this time, bit 6 of the serial I/O control register (address 001A16) is set to "1" (clock synchronous serial I/O is selected). When bit 6 of the serial I/O control register is "0" (clock asynchronous serial I/O is selected), the rating values are divided by 4.

Switching Characteristics

Switching characteristics (1)

(Vcc = 4.0 to 5.5 V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Densmotor	Limits		Limits		
Parameter	Min.	Тур.	Max.	Unit	
Serial I/O clock output "H" pulse width	tc(Sclk)/2-30			ns	
Serial I/O clock output "L" pulse width	tc(Sclк)/2-30			ns	
Serial I/O output delay time			140	ns	
Serial I/O output valid time	-30			ns	
Serial I/O clock output rising time			30	ns	
Serial I/O clock output falling time			30	ns	
CMOS output rising time (Note 1)		10	30	ns	
CMOS output falling time (Note 1)		10	30	ns	
	Serial I/O clock output "L" pulse width Serial I/O output delay time Serial I/O output valid time Serial I/O clock output rising time Serial I/O clock output falling time CMOS output rising time (Note 1)	Min. Serial I/O clock output "H" pulse width tc(ScLK)/2-30 Serial I/O clock output "L" pulse width tc(ScLK)/2-30 Serial I/O output delay time -30 Serial I/O clock output rising time -30 Serial I/O clock output rising time CMOS output rising time	Parameter Min. Typ. Serial I/O clock output "H" pulse width tc(ScLK)/2-30 Serial I/O clock output "L" pulse width tc(ScLK)/2-30 Serial I/O output delay time -30 Serial I/O clock output rising time -30 Serial I/O clock output rising time 10	Parameter Min. Typ. Max. Serial I/O clock output "H" pulse width tc(ScLK)/2-30 Serial I/O clock output "L" pulse width tc(ScLK)/2-30 Serial I/O output delay time 1c(ScLK)/2-30 140 Serial I/O output valid time -30 30 Serial I/O clock output rising time 30 30 30 Serial I/O clock output falling time 10 30	

NOTE:

1. Pin Xout is excluded.

Switching characteristics (2) (Vcc = 2.4 to 5.5 V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Deremeter		Limits		Unit	
Parameter	Min.	Тур.	Max.	Unit	
Serial I/O clock output "H" pulse width	tc(Sclк)/2–50			ns	
Serial I/O clock output "L" pulse width	tc(Sclк)/2–50			ns	
Serial I/O output delay time			350	ns	
Serial I/O output valid time	-30			ns	
Serial I/O clock output rising time			50	ns	
Serial I/O clock output falling time			50	ns	
CMOS output rising time (Note 1)		20	50	ns	
CMOS output falling time (Note 1)		20	50	ns	
	Serial I/O clock output "L" pulse width Serial I/O output delay time Serial I/O output valid time Serial I/O clock output rising time Serial I/O clock output falling time CMOS output rising time (Note 1)	Parameter Min. Serial I/O clock output "H" pulse width tc(ScLk)/2-50 Serial I/O clock output "L" pulse width tc(ScLk)/2-50 Serial I/O output delay time -30 Serial I/O clock output rising time -30 Serial I/O clock output falling time -30 Serial I/O clock output rising time -30	Parameter Min. Typ. Serial I/O clock output "H" pulse width tc(ScLk)/2-50 Serial I/O clock output "L" pulse width tc(ScLk)/2-50 Serial I/O output delay time -30 Serial I/O clock output rising time -30 Serial I/O clock output rising time 20	Parameter Min. Typ. Max. Serial I/O clock output "H" pulse width tc(ScLK)/2-50 Serial I/O clock output "L" pulse width tc(ScLK)/2-50 Serial I/O output delay time 1 350 Serial I/O output valid time -30 Serial I/O clock output rising time 50 50 Serial I/O clock output falling time 20 50	

NOTE: 1. Pin XOUT is excluded.

Switching characteristics (3)

(Vcc = 1.8 to 5.5 V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Demander	Limits			
	Parameter	Min.	Тур.	Max.	Unit
twн(ScLk)	Serial I/O clock output "H" pulse width	tc(Sclк)/2-70			ns
twL(SCLK)	Serial I/O clock output "L" pulse width	tc(Sclк)/2-70			ns
td(SCLK-TXD)	Serial I/O output delay time			450	ns
tv(Sclк-TxD)	Serial I/O output valid time	-30			ns
tr(SCLK)	Serial I/O clock output rising time			70	ns
tf(SCLK)	Serial I/O clock output falling time			70	ns
tr(CMOS)	CMOS output rising time (Note 1)		25	70	ns
tf(CMOS)	CMOS output falling time (Note 1)		25	70	ns

NOTE:

1. Pin XOUT is excluded.




Fig 82. Switching characteristics measurement circuit diagram





Fig 83. Timing chart

PACKAGE OUTLINE



REVISION HISTORY

7549 Group Datasheet

Rev.	Date	Description		
		Page	Summary	
1.00	Dec 15, 2006	-	First edition issued	
2.00	2.00 Feb 19, 2007	1	 FEATURES: "• LED output port" → "• LED direct drive port" "• Built-in high-speed on-chip oscillator" → "High-speed on-chip oscillator" "• Built-in low-speed on-chip oscillator" → "Low-speed on-chip oscillator" •Power dissipation: "TBD" → "30 mW" 	
		4	Table 1: I/O port P0₀-P0⁊; "LED direct drive ports" is added A/D converter; "8 channel" → "× 8 channel"	
		6	 Table 2: P03 "Capture function pin" → "Capture input pin" P10-P12 "Compare function pin" → "Compare output pin" P13 "Timer 2 function pin" → "Timer 2 output pin" P20, P21 "external oscillator pin" → "clock pins" 	
		10	[CPU mode register]: Description is revised and moved from the page 12.	
		11	Function set ROM Area: Description is revised and moved from the page 47. Notes>: (2) is added, (3) is revised	
		12	Fig 8 Note is deleted	
		14	Fig 10, Fig 11, Fig 12 is moved from the page 47. Fig 12 is revised	
		15	[Pull-up control registers]: Description revised Fig 13, Fig 14, Fig 15 is revised	
		16	Table 6 is revised	
		17, 18	Fig 16, Fig 17; Title is revised	
		19	Contents of Table 7 is added	
		21	Table 8: Key-on wakeup "P0" \rightarrow "P1"	
		24	Timers, • Notes on Timers 1 and 2: Description is revised	
		26	Timer A (TA), • Notes on Timer A: Description is revised	
		27	Output compare: Contents of description added Fig 29 "oscillator/ <u>512</u> " \rightarrow "oscillator/ <u>16</u> "	
		31	Input capture: Contents of description added	
		32	Fig 39 "oscillator/512" \rightarrow "oscillator/16"	
		37, 38	register name: "A/D" \rightarrow "AD"	
		38	Notes on A/D converter: (2) is added	
		39	Watchdog Timer is revised Fig 50, Fig 53 is revised	
		40	Notes on Watchdog Timer is revised	
		42	Fig 56 is revised	
		43	Clock Circuit is revised	
		44	Oscillation Control is added Table 9 is added Fig 61 is revised	
		47	Fig 62 is revised	
		48	Fig 63 is revised	
		49	"oscillation stop" → "oscillation stop detection" Fig 64 is revised Fig 65 is revised, Note 4 is added • Notes on Function Set ROM Data 2 is deleted	
		50	Table 10: P1o "ESDA input" \rightarrow "ESDA I/O", "Output" \rightarrow "I/O"	

REVISION HISTORY			7549 Group Datasheet			
Rev.	Date		Description			
		Page	Summary			
2.00	Feb 19, 2007	53	53 (7) CPU Mode Register is revised			
		58	58 Overvoltage: Description revised, Fig 79 is added			
		59	ELECTRICAL CHARACTERISTICS is added			

RenesasTechnology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Benesas lechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
 Pines
 This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information in this document.
 But not infinited to, product data. diagrams, charts, programs, algorithms, and application scule as the development of weapons of mass and regulations, and proceedures required by such laws and regulation.
 All information in the purpose of any other military use. When exporting the products or the technology described herein, you should follow the applicable export control laws and regulations, and proceedures required by such laws and regulations.
 All information included in this document, such as product data, diagrams, charts, programs, algorithms, and application oracit useraphes, is current as of the date this document, but has product data, diagrams, charts, programs, algorithms, and application is activated in this document, but has product data, diagrams, charts, programs, algorithms, and application is a the development of the date this document, but here applicable export control laws and regulations.
 Renesas has used reasonable care in compiling the information in this document, but Renesas assumes no liability whatsoever for any damages incurred as a disclosed by Renesas study and product specified by Renesas and the study application specific by and application specific by and application in the document, and applications and regulation.
 When using or otherwise regulation the information in this document, but Renesas assumes no liability whatsoever for any damages incurred as a study and reliability of the total system before deciding about the applicability or otherwise in systems the failure on malformation in this document.
 <



RENESAS SALES OFFICES

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510

http://www.renesas.com